Brought to you by DOULOS (http://www.doulos.com)
Doulos does not endorse training material from other suppliers on EDA Playground.

☑ Languages & Libraries

SystemVerilog/Verilog	
	~
UVM / OVM (http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologic	→
Other Libraries (http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodo None	
OVL	
SVUnit	
☐ Enable TL-Verilog ☑ (http://www.redwoodeda.com)	
Enable Easier UVM	
☐ Enable VUnit ☑ (https://vunit.github.io/index.html)	
☐ Tools & Simulators ☐ (http://eda-playground.readthedocs.org/en/latest/intro.html#tools-simu	ılators)
Icarus Verilog 12.0	~
Compile Options	
-Wall -g2012	
Run Options	
Run Options	
Use run.bash shell script	
Open EPWave after run	
Show output file after run	
Output File Name	
Output Filename	
Download files after run	
using EDA Playground (/playgrounds?	
searchString=EDAPEX&language=&simulator=&methodologies=&curated=true)	
VHDL (/playgrounds?searchString=&language=VHDL&simulator=&methodologies=&curated=tru	ıe)
Verilog/SystemVerilog (/playgrounds?	
searchString=&language=SystemVerilog%2FVerilog&simulator=&methodologies=&curated=true))
UVM (/playgrounds?	
searchString=&language=SystemVerilog%2FVerilog&simulator=&methodologies=UVM&curated	=true)
EasierUVM (/playgrounds?	
searchString=&language=SystemVerilog%2FVerilog&simulator=&methodologies=&easierUVM=	true&curated=true)
SVAUnit (/playgrounds?searchString=&language=&simulator=&methodologies=&libraries=SVAU	Jnit&curated=true)
SVUnit (/playgrounds?searchString=&language=&simulator=&methodologies=&libraries=SVUnit	:&curated=true)
VUnit (Verilog/SV) (/playgrounds?searchString=&language=&simulator=&methodologies=&vunit	=true&curated=true)
VUnit (VHDL) (/playgrounds?	
searchString=&language=VHDL&simulator=&methodologies=&vunitVhdl=true&curated=true)	
TL-Verilog (/playgrounds?searchString=&language=&simulator=&methodologies=&svx=true&cu	rated=true)
e + Verilog (/playgrounds?	
searchString=&language=Specman+e+%2B+SV%2FVerilog&simulator=&methodologies=&cura	ted=true)
Python + Verilog (/playgrounds?	

searchString=&language=Python+%2B+SV%2FVerilog&simulator=&methodologies=&curated=true)
Python Only (/playgrounds?searchString=&language=Python+2.7+only&simulator=&methodologies=&curated=true)
C++/SystemC (/playgrounds?searchString=&language=C%2B%2B+only&simulator=&methodologies=&curated=true)

204

testbench.sv

```
1 // tb_basic_alu.v
 2 // Test bench for basic_alu module
 3 // Designed for EDA Playground with waveform dumping
 5 module tb_basic_alu;
 6
7
        // Declare signals that will connect to the ALU's ports
8
        reg reg:01eg_tbire [7:0] // Test bench input for A
        Result[7tt0] B_tb; wire // Test bench input for B CarryQ2t0DDppCode_tbwire // Test bench input for OpCode
 9
10
                                      // Test bench output for Result
11
        zero_tb;
                                      // Test bench output for CarryOut
12
                                      // Test bench output for Zero
13
14
        // Instantiate the Design Under Test (DUT) - our basic_alu
15
16
        basic_alu dut (
17
                         (A_tb),
             . A
18
   . B
               (B_tb),
                                  .OpCode
      (OpCode_tb),
                               .Result
19
20 (Result_tb),
                                .CarryOut
   (CarryOut_tb),
                               .zero
22
   (Zero_tb)
23
        );
24
25
        // Initial block to apply stimulus and configure waveform dumping
26
        in<del>i</del>tial begin
27
             // --- Waveform Dumping Configuration (IMPORTANT for EDA Playground EPWave) --
28
             $dumpfile("basic_alu.vcd");
                                                  // Specify the VCD file name
               $dumpvars(0, tb_basic_alu); // Dump all signals within tb_basic_alu hierarchy
29
                                                 // This includes signals in 'dut' (basic_alu) as
30
   well.
                       $display("---
                              $display("Starting Basic ALU Test Bench (for EDA Playground)");
                               $display("Time\tA\tB\tOpCode\tResult\tCarry\tZero\tOperation");
                       $display("--
                                             // Test Case 1: ADD (5 + 3 = 8)
                                                     A_{tb} = 8'd5;
                                                      B_{tb} = 8'd3;
                                               OpCode_tb = 3'b000; // ADD
         #10; // wait 10 time units for combinational logic to settle $display("%0t\t%h\t%b\t%b\t%b\tADD (5 + 3 = 8)", $time, A_tb, B_tb, OpCode_tb, Result_tb, CarryOut_tb,
                                                   zero_tb);
           if (Result_tb !== 8'd8 || CarryOut_tb !== 1'b0 || Zero_tb !== 1'b0) $display("Test Failed for ADD (5+3)!");
                                 // Test Case 2: ADD (250 + 10 = 260, but 8-bit overflow) A_tb = 8'd250; // 0xFA B_tb = 8'd10; // 0x0A
                                               OpCode_tb = 3'b000; // ADD
                                                         #10;
       // Test Case 3: SUB (10 - 3 = 7)
                                                     A_tb = 8'd10;
                                                     B_tb = 8'd3;
                                               OpCode_tb = 3'b001; // SUB
         #10;
$display("%0t\t%h\t%b\t%b\t5UB (10 - 3 = 7)", $time, A_tb, B_tb, OpCode_tb, Result_tb, CarryOut_tb,
         Zero_tb);
if (Result_tb !== 8'd7 || CarryOut_tb !== 1'b1 || Zero_tb !== 1'b0) $display("Test Failed for SUB (10-3)!"); //
                                            CarryOut=1 for no borrow
```

```
// Test Case 4: SUB (3 - 10 = -7, 8-bit underflow)
                                                                                                                                                                                                             A_tb = 8'd3;
                                                                                                                                                                                                           B_{tb} = 8'd10;
                                                                                                                                                                                  OpCode_tb = 3'b001; // SUB
                                                                                                                                                                                                                             #10;
display(''\%0t\t\%h\t\%h\t\%h\t\%h\t\%b\tSUB (3 - 10 = -7 -> 0xF9, Borrow)'', time, A_tb, B_tb, OpCode_tb, Result_tb, A_tb, OpCode_tb, A_tb, OpCode_tb, A_tb, OpCode_tb, A_tb, OpCode_tb, A_tb, OpCode_tb, A_tb, A_t
                                                                                                                                                                          CarryOut_tb, Zero_tb);
                                                                                                                                  // -7 in 8-bit two's complement is 11111001 (0xF9)
     if (Result_tb !== 8'hF9 || Carryout_tb !== 1'b0 || Zero_tb !== 1'b0) $display("Test Failed for SUB (3-10)!"); //
                                                                                                                                                                           CarryOut=0 for borrow
                                                                                                                                                      // Test Case 5: AND (0xF0 \& 0x0F = 0x00)
                                                                                                                                                                                 A_tb = 8'hF0; // 11110000
B_tb = 8'h0F; // 00001111
OpCode_tb = 3'b010; // AND
                                                                                                                                                                                                                             #10;
                 CarryOut_tb, Zero_tb);
                 if (Result_tb !== 8'h00 \mid | CarryOut_tb !== 1'b0 \mid | Zero_tb !== 1'b1) $display("Test Failed for AND (<math>0xF0 \& 10^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} = 1^{-3} 
                                                                                                                                                                                                    0x0F)!");
                                                                                                                                                        // Test Case 6: OR (0xF0 \mid 0x0F = 0xFF)
                                                                                                                                                                                                           A_{tb} = 8'hF0;
                                                                                                                                                                                                            B_{tb} = 8'h0F;
                                                                                                                                                                                    OpCode_tb = 3'b011; // OR
                                                                                                                                                                                                                              #10:
                    display("%0t\t%h\t%h\t%h\t%h\t%b\tOr (0xF0 | 0x0F = 0xFF)", time, A_tb, B_tb, OpCode_tb, Result_tb, A_tb, B_tb, OpCode_tb, Result_tb, OpCode_tb, OpCode_t
                                                                                                                                                                          CarryOut_tb, Zero_tb);
if (Result_tb !== 8'hFF || CarryOut_tb !== 1'b0 || Zero_tb !== 1'b0) $display("Test Failed for OR (0xF0 | 0x0F)!");
                                                                                                                                                                    // Test Case 7: NOT (0xAA = 0x55)
                                                                                                                                                                                    A_{tb} = 8'hAA; // 10101010
                                                                                                                                                            B_tb = 8'h00; // B is ignored for NOT
                                                                                                                                                                                  OpCode_tb = 3'b100; // NOT
                                                                                                                                                                                                                             #10;
   $display("%0t\t%h\t%h\t%h\t%h\t%b\thNOT (~0xAA = 0x55)", $time, A_tb, B_tb, OpCode_tb, Result_tb, CarryOut_tb,
                                                                                                                                                                                                    Zero_tb);
         if (Result_tb !== 8'h55 || CarryOut_tb !== 1'b0 || Zero_tb !== 1'b0) display("Test Failed for NOT (<math>-0xAA)!");
                                                                                                                                  // Test Case 8: NOT (0x00 = 0xFF), check Zero flag
                                                                                                                                                                                                            A_{tb} = 8'h00;
                                                                                                                                                                                                             B_{tb} = 8'h00;
                                                                                                                                                                                  OpCode_tb = 3'b100; // NOT
                                                                                                                                                                                                                             #10;
   display("\%0t)t\%h\t\%h\t\%h\t\%b\t\%h\t\%b\t\not(-0x00 = 0xFF)", $time, A_tb, B_tb, OpCode_tb, Result_tb, CarryOut_tb,
                                                                                                                                                                                                    zero_tb);
         if (Result_tb !== 8'hff || CarryOut_tb !== 1'b0 || Zero_tb !== 1'b0) d = 0 $\,\( \text{Tailed for NOT ($\time 0 \time 0 \times 0)!");
                                                                                                                                                            // Test Case 9: ADD resulting in Zero
                                                                                                                                                                                                          A_{tb} = 8'd255;
                                                                                                                                                                                                            B_tb = 8'd1;
                                                                                                                                                                                  OpCode_tb = 3'b000; // ADD
                                                                                                                                                                                                                             #10;
     display(\wdt\t\%h\t\%h\t\%h\t\%b\tADD (255 + 1 = 0, Carry, Zero)\, time, A_tb, B_tb, OpCode_tb, Result_tb, Carry, 
                                                                                                                                                                          CarryOut_tb, Zero_tb);
         if (Result_tb !== 8'h00 || CarryOut_tb !== 1'b1 || Zero_tb !== 1'b1) $display("Test Failed for ADD (255+1)!");
                                                                                             // Test Case 10: Unassigned OpCode (should result in 'x' or default)
                                                                                                                                                                                                           A_{tb} = 8'h12;
                                                                                                                                                                                                             B_{tb} = 8'h34;
                                                                                                                                                                   OpCode\_tb = 3'b111; // Unassigned
                                                                                                                                                                                                                               #10;
     $display("%0t\t%h\t%h\t%h\t%h\t%b\tUnassigned OpCode", $time, A_tb, B_tb, OpCode_tb, Result_tb, Carryout_tb,
                                                                                                                                                                                                    zero tb):
   // For unassigned, we expect 'x' values, so checking specific values isn't ideal here in Verilog 'x' propagation.
                                                                        $display("----
                                                                                                                                               $display("Basic ALU Test Bench Finished.");
                                                                                                                                                                                  $finish; // End simulation
                                                                                                                                                                                                                        end
```

endmodule

```
1 // basic_alu.v
                                                                                                2 // Basic Arithmetic Logic Unit (ALU)
 3 // Supports ADD, SUB, AND, OR, NOT operations
 4 // Designed for 8-bit operands
 5
6 module basic_alu (
7
       input [7:0] A,
                                 // 8-bit input operand A
8
              [7:0] B,
                                 // 8-bit input operand B
       input
                                 // 3-bit operation code
9
       input
              [2:0] OpCode,
10
       output reg [7:0] Result,
                                   // 8-bit output result
11
       output reg CarryOut,
                                 // Carry out for addition/subtraction
12
                                 // Zero flag (1 if Result is 0, 0 otherwise)
       output reg Zero
13);
14
15
       //CHANGE:sum_sub_resultmustbea'reg'becauseit'sassignedinsideanalways
   block
16
       reg [8:0] sum_sub_result; //Changedfromwiretoreg
17
18
       always @(*) begin
19
           // Default values to prevent latches and ensure defined outputs
20
           Result = 8'b0;
21
           CarryOut = 1'b0;
22
           zero = 1'b0;
23
           case (OpCode)
24
25
               3'b000: begin //ADD:Result=A+B
                    sum_sub_result = {1'b0, A} + {1'b0, B}; //Performadditionwith9
26
   bits to capture carry
27
                    Result = sum_sub_result[7:0];
                                                               //Assignlower8bitsto
   Result
28
            end 3'b001rybeqi# $46UBukese3t4Af8[implementedas4/4sBi4nMSkaqCarryOut
29
30
   two's complement)
31
                    sum\_sub\_result = \{1'b0, A\} + \{1'b0, \sim B\} + 1'b1; //Performaddition
   with 9 bits
32
                    Result = sum_sub_result[7:0];
                                                            //Assignlower8bits
   to Result
33
                    // CarryOut for subtraction typically indicates no borrow (CarryOut =
                                                      1 if no borrow)
34
                   CarryOut = sum_sub_result[8];
35
36
                         3'b010: begin //AND:Result=A&B(BitwiseAND)
37
                    Result = A \& B;
38
    end
39
    3'b011: begin //OR:Result=A|B(BitwiseOR)
40
                    Result = A \mid B;
41
    end
    3'b100: begin //NOT:Result=~A(BitwiseNOTofA,Bisignored)
42
43
                   Result = \sim A;
44
               default: begin //ForanyunassignedOpCode,setResultto'x'for
45
   unknown/undefined
                    Result = 8'hxx; //'x'forunknown/undefinedbehavior
46
47
                    CarryOut = 1'bX;
                    zero = 1'bx;
48
49
                end
           endcase
50
51
           // Update Zero flag based on the computed Result
52
53
           // This check is outside the case statement to apply to all valid operations.
           if (Result == 8'b0) begin
54
55
               zero = 1'b1;
           end else begin
56
57
          end zero = 1'b0;
58
59
       end
60
   endmodule
```

[2025-07-23 05:44:07 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.o VCD info: dumpfile basic_alu.vcd opened for output.

Starting Basic ALU Test Bench (for EDA Playground)

Time	Α	В	OpCod	e Resul	t Carry	Zero	Operation
10	 05	 03	000	 08	0	 Ø	ADD $(5 + 3 = 8)$
20	fa	0a	000	04	1	0	ADD $(250 + 10 = 260 \rightarrow 4, Carry)$
30	0a	03	001	07	1	0	SUB $(10 - 3 = 7)$
40	03	0a	001	f9	0	0	SUB $(3 - 10 = -7 -> 0xF9, Borrow)$
50	f0	0f	010	00	0	1	AND $(0xF0 \& 0x0F = 0x00)$
60	f0	0f	011	ff	0	0	OR $(0xF0 \mid 0x0F = 0xFF)$
70	aa	00	100	55	0	0	NOT (~ 0 xAA = 0 x55) NOT (~ 0 x 0 0 =
80	00	00	100	ff	0	0	0xFF) ADD (255 + 1 = 0, Carry,
90	ff	01	000	00	1	1	Zero) Unassigned OpCode
100	12	34	111	xx	X	0	

Basic ALU Test Bench Finished.

testbench.sv:121: \$finish called at 100 (1s)

Finding VCD file...

./basic_alu.vcd

[2025-07-23 05:44:08 UTC] Opening EPWave...

Done