

## 2. HW#5 redo

## 0) AHB-compatible SRAM controller DUT

```

1 module sram_controller(hclk, reset, htrans, hwrite, haddr, hwddata, hrdata, hready, addr, we, sram_dout, sram_din);
2
3     input hclk, hwrite, reset;
4     input [1 : 0] htrans;
5     input [3 : 0] haddr;
6     input [7 : 0] hwddata;
7     input [7 : 0] sram_dout;
8
9     reg we_buf;
10    reg [1 : 0] sc;
11    reg [3 : 0] addr_buf;
12
13    reg hready, we;
14    reg [3 : 0] addr;
15    reg [7 : 0] hrdata;
16    reg [7 : 0] sram_din;
17
18    output hready, we;
19    output [3 : 0] addr;
20    output [7 : 0] hrdata;
21    output [7 : 0] sram_din;
22
23    always @(posedge hclk or negedge reset) begin
24        if (!reset) begin
25            sc <= 2'b00;
26            hready <= 1'b1;
27            we <= 1'b1;
28            we_buf <= 1'b0;
29            addr <= 4'h0;
30            addr_buf <= 4'h0;
31            hrdata <= 8'h00;
32            sram_din <= 8'h00;
33        end
34
35        if (sc == 2'b00) begin
36            if (htrans == 2'b00) begin
37                we <= 1'b1;
38            end
39            else if (htrans == 2'b11) begin
40                addr_buf <= haddr;
41                we_buf <= hwrite;
42                if (hwrite == 1'b0) begin
43                    hready <= 1'b0;
44                    #1 addr <= haddr;
45                end
46                sc <= 2'b01;
47            end
48        end

```

```

49 :
50 ⊞ else if (sc == 2'b01) begin
51 :     sc <= 2'b11;
52 ⊞     if (we_buf == 1'b1) begin
53 :         #1 addr <= addr_buf;
54 :         sram_din <= hwdout;
55 :         we <= 1'b0;
56 ⊞     end
57 ⊞ else if (we_buf == 1'b0) begin
58 :         hready <= 1'b0;
59 ⊞     end
60 ⊞ end
61 :
62 ⊞ else if (sc == 2'b11) begin
63 ⊞     if (hready == 1'b1) begin
64 :         sc <= 2'b00;
65 :         #1 we <= 1'b1;
66 ⊞     end
67 ⊞ else if (hready == 1'b0) begin
68 :         hready <= 1'b1;
69 :         hrdata <= sram_dout;
70 :         sc <= 2'b10;
71 ⊞     end
72 ⊞ end
73 :
74 ⊞ else if (sc == 2'b10) begin
75 :     sc <= 2'b00;
76 ⊞     end
77 ⊞ end
78 :
79 :
80 ⊞ endmodule

```

## 1) Testbench

```

1  `timescale 1ns / 1ps
2  ////////////////////////////////////////////...
21 module tb();
22
23     integer fp;
24     reg [7 : 0] in [0 : 1];
25     reg hclk, hwrite, reset;
26     reg [1 : 0] htrans;
27     reg [3 : 0] haddr;
28     reg [7 : 0] hwdata;
29
30     wire hready, we;
31     wire [3 : 0] addr;
32     wire [7 : 0] hrdata, sram_din, sram_dout;
33
34     sram_controller sram_controller0(hclk, reset, htrans, hwrite, haddr, hwdata, hrdata, hready, addr, we, sram_dout, sram_din);
35     sram_16x8 sram0(addr, hclk, sram_din, sram_dout, we);
36
37     always #5 hclk = ~hclk;
38     initial begin
39         $readmemb("init_mem.txt", tb.sram0.mem);
40         $readmemb("in.txt", tb.in);
41         hclk <= 1'b1; reset <= 1'b1; hwrite <= 1'b0; htrans <= 2'b00;
42         #1 reset <= 1'b0;
43         #1 reset <= 1'b1; haddr <= 4'h0; hwdata <= 8'h00;
44         #9 hwrite <= 1'b1; haddr <= 4'h0; htrans <= 2'b11;
45         #10 hwrite <= 1'b0; hwdata <= in[0]; htrans <= 2'b00;
46         #10
47         #10 haddr <= 4'h0; htrans <= 2'b11;
48         #10 htrans <= 2'b00;
49         #30 hwrite <= 1'b1; haddr <= 4'h1; htrans <= 2'b11;
50         #10 hwrite <= 1'b0; hwdata <= in[1]; htrans <= 2'b00;
51         #10
52         #10 haddr <= 4'h1; htrans <= 2'b11;
53         #10 htrans <= 2'b00;
54         #30 fp = $fopen("out.txt");
55         $fdisplay(fp, "mem[00x] = %b", tb.sram0.mem[4'h0]);
56         $fdisplay(fp, "mem[01x] = %b", tb.sram0.mem[4'h1]);
57         $fclose(fp);
58         #10 $finish;
59     end
60 endmodule

```