

1. CPU DUT

```

1  `timescale 1ns / 1ps
2
3  module DUT(clk, reset, dout, din, AR, we);
4
5      parameter T0 = 7'b0000001; parameter T1 = 7'b0000010; parameter T2 = 7'b0000100;
6      parameter T3 = 7'b0001000; parameter T4 = 7'b0010000; parameter T5 = 7'b0100000;
7      parameter T6 = 7'b1000000;
8
9      input      clk, reset;
10     input  [15:0] dout; //data output from SRAM
11     output  [11:0] AR;   //Address for SRAM
12     output      we;     //write enable for SRAM
13     output  [15:0] din;  //data input for SRAM
14
15     reg      we, E;
16     reg  [8:0] sc;
17     reg  [15:0] din, IR, DR, AC;
18     reg  [11:0] AR, PC;
19
20     always @ (posedge clk or negedge reset) begin
21         if(!reset) begin //reset register values
22             we <= 1;
23             PC <= 12'd0;
24             AC <= 16'b0;
25             sc <= 7'b0000001;
26             E <= 0;
27         end
28
29         else begin
30             if (sc[0]) begin
31                 AR <= PC; //copy Program Counter to Address Register
32                 sc <= T1; //to next sequence
33                 we <= 1;
34             end
35
36             else if (sc[1]) begin
37                 PC <= PC + 1; //Program Counter + 1
38                 sc <= T2; //to next sequence
39                 #1.1IR <= dout; //made latency because dout from memory approaches DUT's input at rising edge
40             end
41
42             else if (sc[2]) begin
43                 AR <= IR[11:0];
44                 sc <= T3; //to next sequence
45             end
46
47             else if (sc[3]) begin
48                 if (~IR[15] & IR[14] & IR[13] & IR[12]) begin //register-reference instruction
49                     if (IR[11]) //JLA Clear AC
50                         AC <= 0;
51                     else if (IR[10]) //CLE Clear E
52                         E <= 0;
53                     else if (IR[9]) //CMA Complement A
54                         AC <= ~AC;
55                     else if (IR[8]) //LDC Load to AC
56                         AC <= IR[7:0];
57                     else if (IR[7] & ~IR[8]) begin //CIR Circulate Right
58                         AC <= AC >> 1;
59                         AC[15] <= E;
60                         E <= AC[0];
61                     end
62                     else if (IR[6] & ~IR[8]) begin //CIL Circulate Left
63                         AC <= AC << 1;
64                         AC[0] <= E;
65                         E <= AC[15];
66                     end
67                     else if (IR[5] & ~IR[8]) //INC Increment AC
68                         AC <= AC + 1'b1;
69                     else if (IR[4] & ~IR[8]) begin //SPA Skip next instruction if AC positive
70                         if (~AC[15])
71                             PC <= PC + 1;
72                     end
73                     else if (IR[3] & ~IR[8]) begin //SNA Skip next instruction if AC negative
74                         if (AC[15])
75                             PC <= PC + 1;
76                     end
77                     else if (IR[2] & ~IR[8]) begin //SZA Skip next instruction if AC Zero
78                         if (AC == 0)
79                             PC <= PC + 1;
80                     end
81                     else if (IR[1] & ~IR[8]) begin //SZE Skip next instruction if E is 0
82                         if (E == 0)
83                             PC <= PC + 1;
84                     end
85                 end
86             end

```

HW#7_2017112002_손보성

```

87   end
88   else if (IR[0] & ~IR[8])                //MOV  Copy AC data to DR
89       DR <= AC;
90   :
91       sc <= T0;                            //Clear SC
92   end
93   :
94   else if (~IR[15] & ~(IR[14]&IR[13]&IR[12])) begin //Direct memory address
95       sc <= T4;
96   end
97   :
98   else if (IR[15] & ~(IR[14]&IR[13]&IR[12])) begin //Indirect memory address
99       AR <= dout;
100      sc <= T4;
101   end
102 end
103 :
104 :
105 else if (sc[4]) begin
106     if ((~IR[14] & ~IR[13]) | (IR[13] & ~IR[12])) begin //AND, ADD, LDA, ISZ
107         DR <= dout;
108         sc <= T5;
109     end
110 :
111     else if (~IR[14] & IR[13] & IR[12]) begin //STA
112         we <= 0;
113         din <= AC;
114         sc <= T0;
115     end
116 :
117     else if (IR[14] & ~IR[13] & ~IR[12]) begin //BUN
118         PC <= AR;
119         sc <= T0;
120     end
121 :
122     else if (IR[14] & ~IR[13] & IR[12]) begin //BSA
123         we <= 0;
124         din <= PC;
125         sc <= T5;
126     end
127 end
128 :
129 :
130 else if (sc[5]) begin
131     if (~IR[14] & ~IR[13] & ~IR[12]) begin //AND
132         AC <= AC & DR;
133         sc <= T0;
134     end
135 :
136     else if (~IR[14] & ~IR[13] & IR[12]) begin //ADD
137         AC <= AC + DR;
138         if ((AC[15] & DR[15]) | ((AC[15] ^ DR[15]) & ((AC + DR) > 16'h7FFF))) E <= 1;
139         else E <= 0;
140         sc <= T0;
141     end
142 :
143     else if (~IR[14] & IR[13] & ~IR[12]) begin //LDA
144         AC <= DR;
145         sc <= T0;
146     end
147 :
148     else if (IR[14] & ~IR[13] & IR[12]) begin //BSA
149         PC <= AR;
150         sc <= T0;
151     end
152 :
153     else if (IR[14] & IR[13] & ~IR[12]) begin //ISZ
154         DR <= DR + 1;
155         sc <= T6;
156     end
157 end
158 :
159 :
160 else if (sc[6]) begin //ISZ
161     we <= 0;
162     din <= DR;
163     if (DR == 0)
164         PC <= PC + 1;
165     sc <= T0;
166 end
167 end
168 end
169 endmodule

```

2. Testbench

```

1  `timescale 1ns / 1ps
2
3  module Tb();
4
5      reg        clk, reset;
6
7      wire [15:0] din;
8      wire [15:0] dout;
9      wire [11:0] AR;
10     wire we;
11
12     integer file_pointer;
13
14     DUT DUT0(clk, reset, dout, din, AR, we); //wired SRAM output dout to DUT input dout.
15     SRAM SRAM0(clk, AR, we, din, dout);      //wired DUT output we to SRAM input we and DUT output AR to SRAM input addr.
16
17     always #1.5 clk = ~clk;                  //clock cycle is 3ns
18
19     initial begin
20         clk = 0; reset = 1;
21         #0.5reset = 0;
22         $readmemb("instruction.dat", Tb.SRAM0.mem, 0, 9); //dump register instructions on SRAM
23         $readmemb("score.txt", Tb.SRAM0.mem, 100);        //dump score data
24         #0.5reset = 1;
25
26         #743 file_pointer = $fopen("result.dat");          //248 cycles x 3 unit time per cycle
27         #10 $fdisplay(file_pointer, "final_result : %d", Tb.SRAM0.mem[99]);
28         $fclose(file_pointer);
29         $finish;
30     end
31
32 endmodule

```

3. Total cycles


- 4(LDC) + 4(CMA) + 4(INC) + 5(STA) + 6(LDA) + (6(ADD) + 7(ISZ) + 7(ISZ) + 5(BUN, STA at the end of the loop)) x 9 times loop

$$= 4 + 4 + 4 + 5 + 6 + (6 + 7 + 7 + 5) \times 9 = 248 \text{ cycles}$$

4. Data and text files(both input and output)

instruction.dat - Windows 메모장	score.txt - Windows 메모장	result.dat - Windows 메모장
파일(F) 편집(E) 서식(O) 보기(V) 도움말	파일(F) 편집(E) 서식(O) 보기(V) 도움말	파일(F) 편집(E) 서식(O) 보기(V)
0111000100001001	0000000001001101	final_result : 798
0111001000000000	0000000001100100	
0111000000100000	0000000001101111	
0011000001101110	0000000001000010	
0010000001100100	0000000001001101	
0001000001100101	0000000001011000	
0110000000000101	0000000001100011	
0110000001101110	0000000001001111	
0100000000000101	0000000001000011	
0011000001100011	0000000001011010	

5. Waveform



Last instruction(STA 99) finishes at 742.5ns. It means that the program execution is done within 744ns.