

Faculty of Engineering and Technology Electrical and Computer Engineering Department Advanced Digital Design ENCS3310 Project Report

Sondos Shahin 1200166

Instructor: Dr. Abdallatif Abuissa

Section 2

Table of Contents

Table of Contents	2
Table of figures	3
Introduction	4
Design philosophy	5
4x1 mux with enable	5
T- flip flop	6
Circuit design	7
Counting prime numbers up	8
Counting prime numbers down	9
Counting Fibonacci sequence up	10
Counting Fibonacci sequence down	11
Code and results	12
Mux & flip flop	12
System	12
Test bench	15
Waveform	15
Testbench 2	16
Conclusion	17

Table of figures

Figure 1- 4x1 mux block	
Figure 2- 4x1 mux state table	
Figure 3- 4x1 mux code	
Figure 4- t flip flop block	
Figure 5 - t flip flop state table	
Figure 6- t flip flop code	
Figure 7- circuit design	
Figure 8- prime up state table	
Figure 9- prime up equations	8
Figure 10- prime down state table	
Figure 11 - prime numbers equations	
Figure 12- Fibonacci up state table	
Figure 13- Fibonacci up equations	
Figure 14-Fibonacci down state table	
Figure 15- Fibonacci down equations	
Figure 16- mux & tff code	
Figure 17- system code	
Figure 18- test bench code	
Figure 19-waveform	
Figure 20-testbench2	16

Introduction

The aim of this project is to design and build a special counter structurally using T flip flops and other combinational logic. This counter counts the first 11 number of both the prime numbers and Fibonacci sequence, based on a specific input. It also counts the both sequences in up and down depending on another input.

The first 11 prime numbers are:

The first 11 number in Fibonacci sequence are:

Design philosophy

This circuit is basically controlled by the clock, reset and enable inputs. This counter has 4 tasks to do, count prime numbers up, prime numbers down, Fibonacci sequence up and Fibonacci sequence down. As a result, a 4x1 mux is needed in this design as it has 2 selection lines to determine the wanted count method.

The largest number we need to reach in this counter is 55, which require 6 binary bits to represent it. So, 6 4x1 mux and 6 t flip flops are needed to complete the design.

Every mux is controlled by the enable (synchronous input), whereas the flip flops are controlled by the edge of both the clock and reset inputs(asynchronous).

For each case, a state table was written and the equations of the flip flops were found.

4x1 mux with enable




Figure 1-4x1 mux block




Figure 2- 4x1 mux state table

```
module mux4x1 (in0, in1, in2, in3, en, s0, s1, out);
  input in0, in1, in2, in3, en, s0, s1;
  output reg out;
  always @ (in0 or in1 or in2 or in3 or en or s0 or s1 or out) begin
    if (en == 1) begin
        case ({s0,s1})
        2'b00: out = in0;
        2'b01: out = in1;
        2'b10: out = in2;
        2'b11: out = in3;
        default: out = 1'b0;
    endcase
    end
    else
        out = 1'b0;
    end
endmodule
```

Figure 3- 4x1 mux code

T- flip flop




Figure 4- t flip flop block




Figure 5 - t flip flop state table

```
module tff (Q, T, clk, rst);  //t flip flop
  output reg Q;
  input T, clk, rst;
  always @ (posedge clk or negedge rst)
    if (~rst)
        Q = 1'b0;
    else
        Q = Q ^ T;
endmodule
```

Figure 6- t flip flop code

Circuit design




Figure 7- circuit design

Counting prime numbers up

Prime up	seq uplabium	
present state Qs Q4 Q3 Q2 Q1 Q6	Vext State 050403020.00	TFIP-Flops TS TY T3 T2 T1 To
000010	000011	000001
000011	000101	000110
000101	000111	000010
000111	001011	001100
001011	001101	000110
	010001	011100
10001	010011	000010
	010111	000100
2111	011101	001010
0 10 1	011111	000010
- 11	000010	0 1 1 1 0 1
01111		

Figure 8- prime up state table

Figure 9- prime up equations

Counting prime numbers down

Prime down	seq up/down						
Present state	Next State	T-Flip	Flo	Ps			
0,0,0,9,0,0	0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,	Ts-	Ty	T3	T ₂	T,	To
011111	0 1 0 1 1 1	0	0	0	0	ı	0
010111	0 10011	0	0	1	0	10	0
010011	010001	0	0	0	0	1	0
010001	001101	0	1	1	1	0	0
001101	001011	0	0	0	_1	1	0
001011	000111	0	0	1	1	0	0
000111	000101	0	0	0	0	1	0
	000011	0	0	0	1	1	0
000101	000010	0	0	0	0	0	1
000010	011111	0	ı	1	l	0	1

Figure 10- prime down state table

$$T_{5} = 0$$

$$T_{4} = Q_{5}^{2}Q_{1}^{2}Q_{3}^{2}Q_{1}^{2}Q_{0}^{2} + Q_{5}^{2}Q_{1}Q_{3}^{2}Q_{2}^{2}Q_{0}^{2}Q_{0}^{2}}$$

$$T_{3} = Q_{5}^{2}Q_{1}^{2}Q_{3}^{2}Q_{2}^{2}Q_{1}Q_{0}^{2} + Q_{5}^{2}Q_{1}Q_{3}^{2}Q_{2}^{2}Q_{0}Q_{0}^{2} + Q_{5}^{2}Q_{1}Q_{3}^{2}Q_{2}^{2}Q_{0}^{2}Q_{0}^{2} + Q_{5}^{2}Q_{1}Q_{3}^{2}Q_{2}^{2}Q_{0}^{2}Q_{0}^{2} + Q_{5}^{2}Q_{1}Q_{3}^{2}Q_{2}^{2}Q_{0}^{2}Q_{0}^{2} + Q_{5}^{2}Q_{1}Q_{0}^{2}Q$$

Figure 11 - prime numbers equations

Counting Fibonacci sequence up

Fibonacci up	Sect uploows
Present state Present Q Q Q Q	Next State TFlip Flops 05 O4 O3 O2 O1 O0 TS T4 T3 T2 T1 T0
000000	000001000001
000001	0000010000011
000011	0001010000110
000101	001101000101
001101	0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
100010	110.111010101
1 10111	10000001110111

Figure 12- Fibonacci up state table

$$T_{5} = \varphi_{5}^{*} \varphi_{4} \varphi_{3}^{*} \varphi_{5} \varphi_{4} \varphi_{5}^{*} \varphi_{4} \varphi_{5}^{*} \varphi_{4} \varphi_{6}^{*} \varphi_{6}^$$

Figure 13- Fibonacci up equations

Counting Fibonacci sequence down

Fibonacci down	sey plaown			
Present state	West State	1 T- +4ip-	- Flops	
95 91 93 OLO, Q.	0504030202020	Ts Ty	Ts -	T2 T, T0
110111	100010	0 1	0	101
100010	010101	1 1	0	111
010101	001101	0 1	1	0 0 0
001101	001000	0 0	0	101
001000	000101	00	1	101
000101	000011	0 0	0	110
	000010	00	0	0 0 1
000011	- 0 01	0 0	0	0 11
000010	0000	0 0	0	0 00
000001	000001	0 0		
0 0 0 0 0 1	000000	0 6	0	0 01
0 0 0 0 0 0	110111	1 1	0	1 11

Figure 14-Fibonacci down state table

$$T_{5} = Q_{5}^{2} Q_{4}^{2} Q_{3}^{2} Q_{4}^{2} Q_{6}^{2} + Q_{5}^{2} Q_{4}^{2} Q_{3}^{2} Q_{4}^{2} Q_{6}^{2} + Q_{5}^{2} Q_{4}^{2} Q_{5}^{2} Q_{4}^{2} Q_{6}^{2} + Q_{5}^{2} Q_{4}^{2} Q_{5}^{2} Q_{4}^{2} Q_{5}^{2} + Q_{5}^{2} Q_{4}^{2} Q_{5}^{2} Q_{6}^{2} Q_{6}^{2} + Q_{5}^{2} Q_{4}^{2} Q_{6}^{2} Q_{6}^{2$$

Figure 15- Fibonacci down equations

Code and results Mux & flip flop

```
module tff (Q, T, clk, rst);
                                            //t flip flop
          output reg Q;
          input T, clk, rst;
 4
5
6
7
8
9
          always @ (posedge clk or negedge rst)
               if (~rst)
                    Q = 1'b0;
               else
                    Q = Q ^ T;
     endmodule
10
11
12
13
14
     module mux4x1 (in0, in1, in2, in3, en, s0, s1, out);
    input in0, in1, in2, in3, en, s0, s1;
          output reg out;
15
16
          always @ (in0 or in1 or in2 or in3 or en or s0 or s1 or out) begin if (en == 1) begin
17
18
                    case ({s0,s1})
                         2'b00: out = in0;
                         2'b01: out = in1;
19
20
                         2'b10: out = in2;
                         2'b11: out = in3;
22 23
                        default: out = 1'b0;
                    endcase
24
25
26
               else
                   out = 1'b0;
               end
28
     endmodule
```

Figure 16- mux & tff code

System

```
module sys (q5,q4,q3,q2,q1,q0,clk,rst,en,seq,ud,o5,o4,o3,o2,o1,o0);
32
         input q5,q4,q3,q2,q1,q0,clk,rst,en,seq,ud;
33
         output o5,o4,o3,o2,o1,o0;
34
         wire t5,t4,t3,t2,t1,t0;
35
36
         //pu -> prime up
37
         //pd -> prime down
38
         //fu -> fibonacci up
39
         //fd -> fibonacci down
40
41
         //mux5
42
         //bit 5 - prime up & down = 0
43
         wire outfu51, outfu52,outfu5 , outfd5, outfd51, outfd52;
44
         and fu51 (outfu51,~q5, q4, ~q3, q2, ~q1, q0);
45
         and fu52 (outfu52, q5, q4, ~q3, q2, q1, q0);
46
         or fu5 (outfu5, outfu51, outfu52);
                                                   //bit 5 - fibonacci up
47
         and fd51 (outfd1,~q5, ~q4, ~q3, ~q2, ~q1, ~q0); and fd52 (outfd2, q5, ~q4, ~q3, ~q2, q1, ~q0); or fd5 (outfd5, outfd51, outfd52); //bit 5 -
48
49
50
                                                    //bit 5 - fibonacci down
51
52
         mux4x1 mux5 (1'b0, 1'b0, outfu5, outfd5, en, seq, ud, t5);
```

```
55
56
57
58
               wire outpu4,outpu41,outpu42,outpd4, outpd41, outpd42 ,outfd41, outfd42, outfd43, outfu44,outfu4 , outfd4, outfd41, outfd42, outfd43, outfd44;
              and pu41 (outpu41,~q5, ~q4, q3, q2, ~q1, q0); and pu42 (outpu42, ~q5, q4, q3, q2, q1, q0);
59
              or pu4 (outpu4, outpu41, outpu42); //bit 4 - prime up
60
              and pd41 (outpd41,~q5, ~q4, ~q3, ~q2, q1, ~q0); and pd42 (outpd42, ~q5, q4, ~q3, ~q2, ~q1, q0); or pd4 (outpd4, outpd41, outpd42); //bit 4 - prime down
61
62
63
65
               and fu41 (outfu41,~q5, ~q4, q3, q2, ~q1, q0);
              and fu42 (outfu42, ~q5, q4, ~q3, q2, ~q1, q0);
and fu43 (outfu43,q5, ~q4, ~q3, ~q2, q1, ~q0);
and fu44 (outfu44, q5, q4, ~q3, q2, q1, q0);
66
67
              or fu4 (outfu4, outfu41, outfu42, outfu43, outfu44); //bit 4 - fibonacci up
             and fd41 (outfd41,~q5, ~q4, ~q3, ~q2, ~q1, ~q0); and fd42 (outfd42, ~q5, q4, ~q3, q2, ~q1, q0); and fd43 (outfd43,q5, ~q4, ~q3, ~q2, q1, ~q0); and fd44 (outfd44, q5, q4, ~q3, q2, q1, q0); or fd4 (outfd4, outfd41, outfd42, outfd43, outfd44);
75
                                                                                                               //bit 4 - fibonacci down
               mux4x1 mux4 (outpu4, outpd4, outfu4, outfd4, en, seq, ud, t4);
78
                //mux3
                //mux3
wire outpu3,outpu31,outpu32, outpu33,outpd3, outpd31, outpd32, outpd33, outpd34 ,outfu3 , outfd3, outfd31, outfd32; and pu31 (outpu31,~q5,~q3,q2,q1,q0); and pu32 (outpu32,~q5,~q4,q3,q2,~q1,q0); and pu33 (outpu33,~q5,q4,q2,q1,q0);
82
83
85
                or pu3 (outpu3, outpu31, outpu32,outpu33); //bit 3 - prime up
86
 87
                and pd31 (outpd31,~q5, ~q4, ~q3, ~q2, q1, ~q0); and pd32 (outpd32, ~q5, ~q4, q3, ~q2, q1, q0);
 88
 89
                and pd33 (outpd33,~q5, q4, ~q3, ~q2, ~q1, q0);
and pd34 (outpd34, ~q5, q4, q3, q2, ~q1, q0);
or pd3 (outpd3, outpd31, outpd32, outpd33, outpd34); //bit 3 - prime down
 90
 91
 92
 93
 94
                 and fu3 (outfu3,~q5, ~q4, q2, ~q1, q0);
                                                                                                              //bit 3 - fibonacci up
 95
                and fd31 (outfd31,~q5, ~q4, q3, ~q2, ~q1, ~q0); and fd32 (outfd32, ~q5, q4, ~q3, q2, ~q1, q0); or fd3 (outfd3, outfd31, outfd32); //bit \ 3 - fibonacci\ down
96
97
 98
 99
                mux4x1 mux3 (outpu3, outpd3, outfu3, outfd3, en, seq, ud, t3);
101
105
                 wire outpu2, outpu21, outpu22, outpu23, outpu24,outpu25, outpd21, outpd22,outpd23, outpd24, outpd25,
                 outfu2, outfu21, outfu22, outfu23, outfu24, outfu25,outfd2, outfd21, outfd22, outfd23, outfd24;
106
107
                and pu21 (outpu21,~q5, ~q4, ~q3, q1, q0);
and pu22 (outpu22, ~q5, ~q4, ~q2, q1, q0);
and pu23 (outpu23,~q5, ~q4, q3, q2, ~q1, q0);
and pu24 (outpu24, ~q5, ~q3, ~q2, q1, q0);
and pu25 (outpu25, ~q5, q4, q3, q2, q1, q0);
or pu2 (outpu2, outpu21, outpu22, outpu23, outpu24,outpu25);
109
113
                                                                                                                                          //bit 2 - prime up
114
                and pd21 (outpd21,~q5, ~q4, ~q3, ~q2, q1, ~q0);
and pd22 (outpd22, ~q5, ~q4, q2, ~q1, q0);
and pd23 (outpd23,~q5, ~q4, q3, ~q2, q1, ~q0);
and pd24 (outpd24, ~q5, q4, ~q3, ~q2, ~q1, q0);
and pd25 (outpd25,~q5, q4, ~q3, q2, q1, q0);
or pd2 (outpd2, outpd21, outpd22, outpd23, outpd24,outpd25);
117
118
120
                                                                                                                                                 //bit 2 - prime down
121
122
                and fu21 (outfu21,~q5, ~q4, ~q3, ~q2, q1, q0); and fu22 (outfu22, ~q5, ~q3, q2, ~q1, q0); and fu23 (outfu23, ~q5, ~q4, q3, ~q2, ~q1, ~q0); and fu24 (outfu24, q5, ~q4, ~q3, ~q2, q1, ~q0); and fu25 (outfu25, q5, q4, ~q3, q2, q1, q0); or fu2 (outfu2, outfu21, outfu22, outfu23, outfu24, outfu25); //bit 2 - fibonacci up
124
126
127
                 and fd21 (outfd21,~q5, ~q4, ~q2, ~q1, ~q0); and fd22 (outfd22, ~q5, ~q4, q2, ~q1, q0);
130
                 and fd23 (outfd23,q5, ~q4, ~q3, ~q2, q1, ~q0);
and fd24 (outfd24, q5, q4, ~q3, q2, q1, q0);
or fd2 (outfd2, outfd21, outfd22, outfd23, outfd24);
                                                                                                                              //bit 2 - fibonacci down
                 mux4x1 mux2 (outpu2, outpd2, outfu2, outfd2, en, seq, ud, t2);
```

```
139
            wire outpul, outpull, outpul2, outpul3, outpul4,outpul5, outpdl, outpdl1, outpdl2, outpdl3, outpdl4,
140
            outful, outfull, outful2, outful3, outfdl, outfdl1, outfdl2, outfdl3;
141
142
            and pull (outpull,~q5, ~q4, ~q2, q1, q0);
and pul2 (outpul2, ~q5, ~q4, ~q3, q2, ~q1, q0);
and pul3 (outpul3,~q5, q4, ~q3, ~q2, ~q1, q0);
and pul4 (outpul4, ~q5, q4, ~q3, q2, q1, q0);
and pul5 (outpul5, ~q5, q4, q3, q2, ~q1, q0);
143
144
145
146
147
148
            or pul (outpul, outpull, outpul2, outpul3, outpul4,outpul5); //bit 1 - prime up
149
150
            and pd11 (outpd11,~q5, ~q4, ~q3, q2, q0);
            and pdl2 (outpdl2, ~q5, q4, ~q3, ~q2, q1, q0);
and pdl3 (outpdl3,~q5, q4, q3, q2, q0);
and pdl4 (outpdl4, ~q5, ~q4, q2, ~q1, q0);
or pdl (outpdl, outpdl1, outpdl2, outpdl3, outpdl4);
151
152
                                                                                            //bit 1 - prime down
156
            and full (outfull,~q5, ~q4, ~q3, ~q2, q0);
            and ful2 (outful2, ~q5, q4, ~q3, q2, ~q1, q0);
and ful3 (outful3, q5, q4, ~q3, q2, q1, q0);
or ful (outful, outful1, outful2, outful3); //bit 2 - fibonacci up
157
158
159
160
            and fd11 (outfd11,~q5, ~q4, ~q3, ~q2, ~q0);
            and fdl2 (outfdl2, ~q5, ~q4, ~q3, q2, ~q1, q0);
and fdl3 (outfdl3, ~q4, ~q3, ~q2, q1, ~q0);
or fdl (outfdl, outfdl1, outfdl2, outfdl3); //bit 1 - fibonacci down
163
164
165
166
            mux4x1 mux1 (outpul, outpd1, outful, outfd1, en, seq, ud, t1);
170
             //mux0
171
172
             wire outpu0, outpu01, outpu02, outpd0, outfu01, outfu01, outfu02, outfu03, outfu04, outfu05,
              outfd0, outfd01, outfd02, outfd03, outfd04, outfd05;
173
174
175
             and pu01 (outpu01,~q5, ~q4, ~q3, ~q2, q1, ~q0);
             and puθ2 (outpuθ2, ~q5, q4, q3, q2, q1, qθ); or puθ (outpuθ, outpuθ1, outpuθ2); //bit θ - prime up
176
177
178
179
             and pd0 (outpd0,~q5, ~q4, ~q3, ~q2, q1); //bit 0 - prime down
180
181
182
             and fu01 (outfu01,~q5, ~q4, ~q2, ~q1, ~q0); and fu02 (outfu02, ~q5, ~q3, q2, ~q1, q0); and fu03 (outfu03, ~q4, ~q3, ~q2, q1, ~q0);
183
184
185
             and fu04 (outfu04, q5, q4, ~q3, q2, q1, q0);
and fu05 (outfu05, ~q5, ~q4, ~q3, ~q2, ~q1);
or fu0 (outfu0, outfu01, outfu02, outfu03, outfu04, outfu05); //bit 0 - fibonacci up
186
187
188
189
190
             and fd01 (outfd01,~q5, ~q4, ~q3, ~q2);
191
             and fd02 (outfd02, ~q5, ~q4, ~q2, ~q1, ~q0);
192
             and fd03 (outfd03, ~q5, ~q4, q3, q2, ~q1, q0);
             and fd04 (outfd04, \simq4, \simq3, \simq2, q1, \simq0); and fd05 (outfd05, q5, q4, \simq3, q2, q1, q0);
             or fd0 (outfd0, outfd01, outfd02, outfd03, outfd04, outfd05);
                                                                                                            //bit 0 - fibonacci down
196
197
             mux4x1 mux0 (outpu0, outpd0, outfu0, outfd0, en, seq, ud, t0);
198
200
201
                 //connect the output of every mux with the input of a t flip flop
                 tff tf5 (o5,t5, clk, rst);
tff tf4 (o4,t4, clk, rst);
tff tf3 (o3,t3, clk, rst);
202
203
204
205
                 tff tf2 (o2,t2, clk, rst);
206
                 tff tfl (o1,tl, clk, rst);
207
                 tff tf0 (o0,t0, clk, rst);
208
          endmodule
209
```

Figure 17- system code

Test bench

```
214
215
216
217
218
219
220
          //test bench
      module test ();
           reg q5,q4,q3,q2,q1,q0,clk,rst,en,seq,ud;
          wire o5,o4,o3,o2,o1,o0;
           sys tsys (q5,q4,q3,q2,q1,q0,clk,rst,en,seq,ud,o5,o4,o3,o2,o1,o0);
           initial begin
               $monitor("time %0d %b %b %b %b %b %b %b", $time, o5,o4,o3,o2,o1,o0);
221
               rst = 0; clk = 0;
222
               #10 \text{ rst} = 1;
               repeat (100)
223
224
225
               #20 clk = ~clk;
           end
226
          initial begin
227
228
               en = 1'b0;
#20 en = 1'b1;
229
               //test prime up
230
231
232
               seq= 1'b0; ud = 1'b0;
               \{q5,q4,q3,q2,q1,q0\} = 6'b000000;
               repeat (31)
233
               \#10 \{q5,q4,q3,q2,q1,q0\} = \{q5,q4,q3,q2,q1,q0\} + 6'b0000001;
234
                //test prime down
235
236
               seq = 1'b0; ud = 1'b1;
               \{q5,q4,q3,q2,q1,q0\} = 6'b0000000;
237
               repeat (31)
238
239
               \#10 \{q5,q4,q3,q2,q1,q0\} = \{q5,q4,q3,q2,q1,q0\} + 6'b0000001;
                //test fibonacci up
               seq = 1'b1; ud = 1'b0;
240
241
242
               \{q5,q4,q3,q2,q1,q0\} = 6'b0000000;
               repeat (63)
243
               #10 \{q5,q4,q3,q2,q1,q0\} = \{q5,q4,q3,q2,q1,q0\} + 6'b0000001;
244
                 //test fibonacci down
245
               seq= 1'b1; ud = 1'b1;
246
               \{q5,q4,q3,q2,q1,q0\} = 6'b0000000;
247
               repeat (63)
248
               #10 {q5,q4,q3,q2,q1,q0} = {q5,q4,q3,q2,q1,q0} + 6'b0000001;
249
          end
250
      endmodule
```

Figure 18- test bench code

Waveform




Figure 19-waveform

Testbench 2

```
//test bench
module test ();
reg q5,q4,q3,q2,q1,q0,clk,rst,en,seq,ud;
wire o5,o4,o3,o2,o1,o0;
218
219
220
221
222
223
224
225
226
227
238
239
231
232
233
234
235
236
237
                   sys tsys (q5,q4,q3,q2,q1,q0,clk,rst,en,seq,ud,o5,o4,o3,o2,o1,o0);
                  initial begin
rst = 0; clk = 0;
                           #10 rst = 1;
                          repeat (100)
#20 clk = ~clk;
                   initial begin
                          en = 1'b0;
#20 en = 1'b1;
                                                                                                                                                                                                                                       Console
                          //test prime up
seq= 1'b0; ud = 1'b0;
                                                                                                                                                                                                                                      o run
                           {q5,q4,q3,q2,q1,q0} = 6'b000000;
                                                                                                                                                                                                                                      • # KERNEL: count failed
                          {q3,q4,q3,q2,q1,q0} = 6'b000000; //test generator if {{65,04,03,02,01,00} != 6'b000011; $display ("count failed"); #5 {q5,q4,q3,q2,q1,q0} = 6'b000011; //test generator if {{65,04,03,02,01,00} != 6'b000101; //test generator if {{55,04,03,02,01,00} != 6'b000101; //test generator if {{65,04,03,02,01,00} != 6'b000111; //test generator if {{65,04,03,02,01,00} != 6'b000111} }
                                                                                                                                                                          //result analyzer
                                                                                                                                                                                                                                      • # KERNEL: count failed
                                                                                                                                                                                                                                      • # KERNEL: count failed
                                                                                                                                                                            //result analyzer
                                                                                                                                                                                                                                      • # KERNEL: count failed
                                                                                                                                                                                                                                      • # KERNEL: count failed
                                                                                                                                                                          //result analyzer
                                                                                                                                                                                                                                      ° # KERNEL: count failed
° # KERNEL: count failed
                          238
239
240
                                                                                                        $display ("count failed");
                                                                                                                                                                          //result analyzer
                                                                                                                                                                                                                                      • # KERNEL: count failed
                                                                                                   //test generator
                                                                                                                                                                                                                                      • # KERNEL: count failed
                                                                                                                                                                                                                                      *# KERNEL: count failed
*# KERNEL: count failed
*# KERNEL: Simulation
                                                                                                      $display ("count failed");
                                                                                                                                                                         //result analyzer
241
242
243
244
                                                                                                      //test generator
                                                                                                      $display ("count failed");
//test generator
                                                                                                                                                                          //result analyzer
                                                                                                                                                                                                                                        has finished. There are
                                 ({05,04,03,02,01,00} != 6'b010011)
                                                                                                         $display ("count failed");
                                                                                                                                                                          //result analyzer
                                                                                                                                                                                                                                        no more test vectors to
                          1f ({55,04,03,02,01,00} != 6'b010011)

#5 {q5,q4,q3,q2,q1,q0} = 6'b010011;

if ({55,04,03,02,01,00} != 6'b010111)

#5 {q5,q4,q3,q2,q1,q0} = 6'b010101;

if ({55,04,03,02,01,00} != 6'b01101;

if ({55,04,03,02,01,00} != 6'b011101;

if ({50,04,03,02,01,00} != 6'b011101)

#5 {q5,q4,q3,q2,q1,q0} = 6'b011101;

#5 {q5,q4,q3,q2,q1,q0} = 6'b011101;
245
246
247
248
249
250
251
252
253
                                                                                                      //test generator
                                                                                                                                                                                                                                        simulate.
                                                                                                       $display ("count failed"):
                                                                                                                                                                         //result analyzer
                                                                                                      //test generator
                                                                                                        $display ("count failed");
                                                                                                                                                                          //result analyzer
                                                                                                      //test generator
$display ("count failed");
                                                                                                                                                                          //result analyzer
                                                                                                                                                                                                                                      <u>▶</u> Console
                                                                                                     //test generator
                          if ({o5,o4,o3,o2,o1,o0} != 6'b011111)
                                                                                                      $display ("count failed");
                                                                                                                                                                          //result analyzer
                           end
          endmodule
255
```

Figure 20-testbench2

Conclusion

As shown in the figures above, it is clear that there is an error in the functionality of the circuit, since the expected output is not the same as the actual output of the circuit.

The problem might be in the equations that I wrote from the state tables, or it might be in the design itself.