

Lab03 存储器RAM

PB15000102 王嵩超

实验内容

- 学习使用ISE的IP核
- 学习使用Xilinx FPGA内的RAM资源
 - 例化一个简单双端口的RAM (32bit x 64)
 - 使用coe文件对RAM进行初始化

实验功能要求

综合利用三次实验的结果，完成以下功能：

- 从ram中0地址和1地址读取两个数， 分别赋给reg0和reg1
- 利用第二次实验的结果(ALU+Regfile)进行斐波拉契运算，运算结果保存在对应的寄存器
- 运算结果同时保存在对应的ram地址中，即ram[0]<---->reg0, ram[1]<---->reg1, ram[2]<---->reg2,.....

实验设计

- 实现一个control模块，完成整个运算的控制。

control应包含RAM的输出、ALU的输出、寄存器堆的输出三者作为输入信号；输出信号作为RAM的控制、输入信号，ALU的输入信号、寄存器输入、使能信号。也可把内部的状态寄存器作为输出，方便调试。

- 实现一个顶层模块Top
 - 调用Ram模块
 - 调用RegFile
 - 调用ALU完成加法运算
 - 调用control模块，完成运算控制

本实验接线较多，调用繁琐。在写top和control模块的调用时应格外仔细。因为漏写接口并不会导致报错！

- 加入仿真模块simu，对top模块进行仿真

RAM的例化

主要参数如下，其他保持默认即可：

Block Memory Generator

DocumentsView

IP Symbol

The diagram shows a vertical purple rectangle representing the RAM block. On the left, there are input ports: ADDR_A[5:0], DIN_A[31:0], EN_A, WEA[0:0], CLKA, INJECT_{SBITERR}, INJECT_{DBITERR}, ADDR_B[5:0], EN_B, REG_{CEN}, RST_B, and CLKB. On the right, there are output ports: SBITERR, DBITERR, RDADDR_{RECC}[5:0], and DOUT_B[31:0].

LogiCORE

Block Memory Generator

4.3

Component Name

RAM

Memory Type

Simple Dual Port RAM

Clocking Options

☐ Common Clock

Algorithm

Defines the algorithm used to concatenate the block RAM primitives. See the datasheet for more information.

☒ Minimum Area
☐ Low Power
☐ Fixed Primitives

Primitive (Write Port A) : 8x2

Actual Primitive(s) Used : 8x2

Datasheet

< Back

Page 1 of 5

Next >

Generate

Cancel

Help

Block Memory Generator

DocumentsView

IP Symbol

The diagram is identical to the one in the previous window, showing the RAM block with its various input and output ports.

LogiCORE

Block Memory Generator

4.3

Port A Options

Memory Size

Write Width

32

Range: 1..1152

Write Depth

64

Range: 2..9011200

Operating Mode

☒ Write First
☐ Read First
☐ No Change

Enable

☒ Always Enabled
☐ Use EN_A Pin

Port B Options

Memory Size

Read Width

32

Read Depth: 64

Operating Mode

☒ Write First
☐ Read First
☐ No Change

Enable

☒ Always Enabled
☐ Use EN_B Pin

Datasheet

< Back

Page 2 of 5

Next >


Generate

Cancel

Help

其中Write Width代表每个寄存器的宽度、Write Depth代表有多少个寄存器。

仿真结果



存储器:

	0	1	2	3
0x0	1	1	2	3
0x4	5	8	13	21
0x8	34	55	89	144
0xC	233	377	610	987
0x10	1597	2584	4181	6765
0x14	10946	17711	28657	46368
0x18	75025	121393	196418	317811
0x1C	514229	832040	1346269	2178309
0x20	0	0	0	0
0x24	0	0	0	0
0x28	0	0	0	0
0x2C	0	0	0	0
0x30	0	0	0	0
0x34	0	0	0	0
0x38	0	0	0	0
0x3C	0	0	0	0

寄存器:

	0	1	2	3
0x1F	2178309	1346269	832040	514229
0x1B	317811	196418	121393	75025
0x17	46368	28657	17711	10946
0x13	6765	4181	2584	1597
0xF	987	610	377	233
0xB	144	89	55	34
0x7	21	13	8	5
0x3	3	2	1	1

总结

本实验状态数较多，主要是未多考虑存储器取数存数的性质，用大量周期来等待存储器的写入和读取，减慢了执行速度。

由于存储器在读地址变化后，会在时钟上升沿后的晚些时候才使输出变化，得在下一周期才能取得输出。

为了减少周期数，可采用以下几种办法：

1. 在状态机中精心安排信号的控制时间，尽量提前在操作前发出控制信号，做到在取数周期时，RAM的output端口已经有结果了。
2. 多采用组合逻辑，组合逻辑响应较快，不用等到下一个时钟周期才开始行动。

本来按CPU的设计，很多接线（比如ALU与Reg、ALU与MEM两者的选择）都是组合逻辑，只需让状态机产生控制信号。但这几次实验为了方便，包括我在内很多人都把REG和MEM的输入端口设为寄存器，每次用时就手动将ALU_input赋给MEM或Reg，这样显然就迟钝很多。

3. 采用分频时钟。一种方式是让RAM响应时钟的上升沿和下降沿。上一周期改变地址，在上周期的后半时间就能使RAM读取，在下一周期就能取数。

源代码

myreg.v

```

1  //r1 r2 read; r3 write
2  module REG_FILE(
3      input                clk,
4      input                rst_n,
5      input    [4:0]       r1_addr,
6      input    [4:0]       r2_addr,
7      input    [4:0]       r3_addr,
8      input    [31:0]      r3_din,
9      input                r3_wr,
10     output reg [31:0]     r1_dout,
11     output reg [31:0]     r2_dout
12 );
13
14 reg [31:0] R[31:0];
15 integer i;
16 always@(posedge clk, negedge rst_n)
17 begin
18     if(~rst_n)
19     begin
20         for ( i=0; i<32; i=i+1 ) R[i] <= 0;
21         r1_dout <=0;
22         r2_dout <=0;
23     end
24     else
25     begin
26         r1_dout = R[r1_addr];
27         r2_dout = R[r2_addr];
28         if(r3_wr) //write enabled
29             R[r3_addr] = r3_din;
30     end
31 end
32 endmodule
33

```

ALU.v

```

1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date:    16:53:21 03/20/2017
7  // Design Name:
8  // Module Name:    ALU
9  // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21 module ALU(
22     input signed [31:0] alu_a,
23     input signed [31:0] alu_b,
24     input [4:0] alu_op,
25     output reg [31:0] alu_out
26 );
27 parameter A_NOP = 5'h00; //空运算
28 parameter A_ADD = 5'h01; //符号加
29 parameter A_SUB = 5'h02; //符号减
30 parameter A_AND = 5'h03; //与
31 parameter A_OR  = 5'h04; //或
32 parameter A_XOR = 5'h05; //异或
33 parameter A_NOR = 5'h06; //或非
34
35 always@(*)
36 begin
37     case(alu_op)
38         A_NOP:
39             begin
40
41             end
42         A_ADD:
43             begin
44                 alu_out <= alu_a + alu_b;
45             end
46         A_SUB:
47             begin
48                 alu_out <= alu_a - alu_b;
49             end
50         A_AND:
51             begin
52                 alu_out <= alu_a & alu_b;
53             end

```

```
54     A_OR:
55     begin
56         alu_out <= alu_a | alu_b;
57     end
58     A_XOR:
59     begin
60         alu_out <= alu_a ^| alu_b;
61     end
62     A_NOR:
63     begin
64         alu_out <= ~(alu_a | alu_b);
65     end
66     endcase
67 end
68 endmodule
69
```

control.v

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date:    13:32:24 03/28/2017
7  // Design Name:
8  // Module Name:    control
9  // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21 module control(
22     input clk,
23     input rst_n,
24     input [31:0] ram_dout, //from RAM
25     input [31:0] alu_out,
26     input [31:0]  r1_dout,
27     input [31:0]  r2_dout,
28
29     output reg [5:0] state, //no need to output, just made for convenience when debugging
30     output reg  [4:0]      r1_addr,
31     output reg  [4:0]      r2_addr,
32     output reg  [4:0]      r3_addr,
33     output reg [31:0] alu_a,
34     output reg [31:0] alu_b,
35     output reg [4:0] alu_op,
36     output reg  r3_wr,
37
38     //for RAM
39     output reg wea,
40     output reg [5:0] ram_waddr,
41     output reg [31:0] ram_din,
42     output reg [5:0] ram_raddr,
43     output reg [31:0] reg_in
44 );
45 //reg  [31:0]      r3_din; //substituted by alu_out.
46 //registers can only be set values via ALU.
47     always@(posedge clk, negedge rst_n)
48     begin
49         if(~rst_n)
50         begin
51             state <= 0;
52             r1_addr <= 0;
53             r2_addr <= 1;

```



```

54     r3_addr <= 0;
55     alu_op <= 5'h01;
56     //ram
57     ram_raddr <= 0;
58     reg_in <= 0;
59     ram_waddr <= 3;
60     wea <= 0;
61     end
62 else
63 begin
64     case(state)
65 0://initialize I R[0]=RAM[0]
66     begin
67         r3_wr <= 1;
68         state <= 1;
69     end
70     1://waiting for MEM fetch
71     begin
72         state <= 2;
73     end
74     2://assign to reg_in register
75     begin
76         reg_in <= ram_dout;
77         state <= 3;
78     end
79     3://waiting for writing back
80     begin
81         state <= 11;
82     end
83     11://initialize II R[1]=RAM[1]
84     begin
85         r3_addr <= 1;
86         ram_raddr <= 1;
87         state <= 12;
88     end
89     12://waiting for MEM fetch
90     begin
91         state <= 13;
92     end
93     13://assign to reg_in register
94     begin
95         reg_in <= ram_dout;
96         state <= 14;
97     end
98     14://waiting for writing back
99     begin
100         state <= 4;
101     end
102     4://turn off writing
103     begin
104         r3_wr <= 0;
105         state <= 5;
106     end

```

```

107         5://before calculate
108         begin
109             r3_addr <= r2_addr + 1; //adjust the writing port
110             ram_waddr <= r2_addr + 1;
111             r3_wr <= 1;//set write enable
112
113             alu_a <= r1_dout; //R[n-1]
114             alu_b <= r2_dout; //R[n-2]
115             state <= 6;
116         end
117         6://calculating
118         begin
119             reg_in <= alu_out;//this need to be delayed
120             ram_din <= alu_out;
121             state <= 7;
122         end
123         7://assign and judge
124         begin
125
126             wea <= 1; //set MEM write enable
127             if(r3_addr == 31) //reach the end
128                 state <= 10;
129             else state <= 8;
130         end
131         8://move and wait when storing to MEM
132         begin
133             r3_wr <= 0;
134             r1_addr <= r1_addr + 1;
135             r2_addr <= r2_addr + 1;
136             state <= 9;
137         end
138         9://waiting This is important, because r1_out and r2_out take time to
output.
139         begin
140             wea <= 0;
141             state <= 5;
142             ram_waddr <= ram_waddr + 1;
143         end
144         10://finish
145         begin
146             state <= 10;
147         end
148         default:
149         begin
150             state <= 0;
151         end
152     endcase
153 end
154 end
155 endmodule
156

```

