




<- 3mA Max.




PROJECT	MSXIV_PowerSelection.PrjPcb		
DOCUMENT	Title		
PART NUMBER	VARIANT	[No Variations]	
DRAWN BY	REVISION		
LAST MODIFIED	2020-03-11	SHEET	* OF *

MIDNIGHT

SUN

Engineering 5 - 1002
University of Waterloo
(519) 888-4567 x32978
hardware@uwmidsun.com





PROJECT		MSXIV_PowerSelection.PrjPcb	
DOCUMENT		Title	
PART NUMBER		VARIANT	[No Variations]
DRAWN BY		REVISION	
LAST MODIFIED	2020-03-11	SHEET	* OF *

MIDNIGHT

SUN

Engineering 5 - 1002
University of Waterloo
(519) 888-4567 x32978
hardware@uwmidsun.com





PROJECT	MSXIV_PowerSelection.PrjPcb	
DOCUMENT	Title	
PART NUMBER	VARIANT	[No Variations]
DRAWN BY	REVISION	
LAST MODIFIED	2020-03-11	SHEET * OF *

MIDNIGHT

SUN

Engineering 5 - 1002
University of Waterloo
(519) 888-4567 x32978
hardware@uwmidsun.com







PROJECT MSXIV_PowerSelection.PrjPcb	
DOCUMENT Title	
PART NUMBER	VARIANT [No Variations]
DRAWN BY	REVISION
LAST MODIFIED 2020-03-11	SHEET * OF *

MIDNIGHT

SUN

Engineering 5 - 1002
University of Waterloo
(519) 888-4567 x32978
hardware@uwmidsun.com



▲ Beaware that there will be two general purpose amp as dedc and aux both uses this design, please make sure does this part belong in main schematic or stays here.

PROJECT MSXIV_PowerSelection.PrjPcb	
DOCUMENT Title	
PART NUMBER	VARIANT [No Variations]
DRAWN BY	REVISION
LAST MODIFIED 2020-03-11	SHEET * OF *

MIDNIGHT


SUN

Engineering 5 - 1002
University of Waterloo
(519) 888-4567 x32978
hardware@uwmidsun.com

Bill of Materials	
Project:	MSXIV_PowerSelection.PrjPcb
Revision:	<Parameter ProjectRevision not found
Project Lead:	<Parameter ProjectAuthor not found
Generated On:	2020-03-11 12:38 AM
Production Quantity:	1
Currency	CAD
Total Parts Count:	102



LibRef	Designator	Manufacturer 1	Manufacturer Part Number 1	Supplier 1	Supplier Part Number 1	Supplier Unit Price 1	Quantity	Supplier Subtotal 1
CONN 5POS MICROFIT SINGAL ROW	AUX Power	Molex	0436500527	Digi-Key	WM10666-ND	1.8	1	\$ 1.80
CAP CER 1UF 50V 10% X7R 0603	C1, C2	Taiyo Yuden	UMK107AB7105KA-T	Digi-Key	587-3247-1-ND	0.34433	2	\$ 0.69
CAP ALUM47UF 20% 35V SMD	C4, C12	Panasonic	EEE-1VA470WP	Digi-Key	PCE3961CTND	0.5647	2	\$ 1.13
CAP CER 0.1UF 50V 10% X7R 0603	C8, C13, C15, C18, C19, C24, C25, C26, C27	Kyocera AVX	06035C104KA72A	Digi-Key	478-5052-1-ND	0.09641	11	\$ 1.06
CAP CER 10nF 50V 5% X7R 0603	C10, C11, C14, C16, C17, C30, C31, C32, C33	KEMET	C0603C103J5JACTU	Digi-Key	399-13384-1-ND	0.30852	10	\$ 3.09
CAP CER 0.068UF 10% 50V X7R 0603	C20	Murata	CGM188R71H683KA57D	Digi-Key	490-8027-1-ND	0.24792	1	\$ 0.25
CAP CER 6800pF 50V 10% X7R 0603	C21	Samsung	CL10B682KB85FNC	Digi-Key	1276-2103-1-ND		1	
CAP ALUM100UF 20% 35V SMD	C22	Panasonic	EEE-1VA101XP	Digi-Key	PCE3951CTND	0.64734	1	\$ 0.65
CAP CER 0.022UF 50V 10% X7R 0603	C28	Murata	GRM188R71H223KA01D	Digi-Key	490-1517-1-ND		1	
DIODE TVS 15VWM24.4VDCD0-214AA (SMB)	D1, D2, D4	Taiwan Semiconductor	SMBJ15CA	Digi-Key	SMBJ15CAFSCTND	0.67489	3	\$ 2.02
DIODE SCHOTTKY 30V 1A POWERDI123	D3	Diodes	DFLS130L-7	Digi-Key	DFLS130LDICTND	0.6062	1	\$ 0.61
CONN BARRIER STRIP 2CIRC 0.375"	Power, Front Power Distribution, Rear Power Dis	BUCHANAN-TE CONNECTIVITY	6PCV-02-006	Digi-Key	A98481-ND	2.625	3	\$ 6.74
CONN 3POS MICROFIT	DCDC tempense	Molex	43650-0315	Digi-Key	WM1918-ND	1.42	1	\$ 1.42
FUSE ATO FUSE HOLDER	F1, F2, F3	Keystone Electronics	3557-2	Digi-Key	36-3557-2-ND	1.42	3	\$ 4.26
LED GREEN CLEAR 2V 0603	LED1	Würth Electronics	150060V575000	Digi-Key	732-4980-1-ND	0.19282	1	\$ 0.19
STANDOFF RND M2, SX0.45 STEEL 5MM	M1, M2, M3, M4	Würth Electronics	9774050151R	Digi-Key	732-7095-1-ND	1.5	4	\$ 6.01
CONN 50POS Bergstak Plug 0.02"	P1	Amphenol FCI	10132797-055100LF	Digi-Key	609-5226-1-ND	1.98	1	\$ 1.98
CONN 6POS ULTRA-FIT0.138"	Power Supply	Molex	1722991106	Digi-Key	WM11778-ND	1.64	1	\$ 1.64
MOSFET P-CH PWR 56V 4.9A 9MOHM	D6, Q7, Q8, Q9, Q10, Q11, Q12, Q13, Q14, Q15	ONS Semiconductor	FDW59508L_F08	Digi-Key	DW59508L-F08S0SCTND		15	
RES 4.7K OHM1% 1/10W 0603	R1	Yageo Phycorp	RC0603FR-074K0L	Digi-Key	311-4.70KHRC-TND	0.13773	1	\$ 0.14
RES 0.03 OHM1% 1.5W 2010	R3	Stackpole Electronics	C-SNL2010F0730L0	Digi-Key	C-SNL2010F0730L0CTND	0.89526	6	\$ 0.90
RES 510 OHM1% 1/10W 0603	R6, R10, R14, R16, R37, R39	Yageo	RC0603FR-07100RL	Digi-Key	311-100HRC-TND	0.13773	6	\$ 0.83
RES 470K OHM1% 1/4W 0603	R9, R15	Panasonic	ERJ-P43F4703V	Digi-Key	P43078BYCTND	0.19282	2	\$ 0.39
RES 100K OHM5% 1/8W 0603	R11, R17	Yageo	RC0603JR-07100KL	Digi-Key	311-100KRC-TND	0.13773	2	\$ 0.28
RES 10K OHM1% 1/10W 0603	R12, R18, R20, R21, R22, R38, R40, R42	Yageo Phycorp	RC0603FR-0710KL	Digi-Key	311-10.0KHRC-TND	0.13773	8	\$ 1.10
RES 50.004 OHM1% 7W 5931	R13	Yageo	PU5931FKMP70R004L	Digi-Key	YAG4096CTND	2.77	1	\$ 2.77
RES 2.21K OHM1% 1/10W 0603	R19	Yageo	AC0603FR-072K21L	Digi-Key	YAG3586CTND	0.13773	1	\$ 0.14
RES 1M OHM1% 1/10W 0603	R23, R24, R26	Yageo	RC0603FR-071ML	Digi-Key	311-1.00MHRCTND	0.13773	3	\$ 0.41
RES SMD 11.3KOHM0.1% 1/10W 0603	R25, R31	Panasonic	ERA-3AEB1132V	Digi-Key	P11.3KDBCTND	0.46829	2	\$ 0.94
RES 255K OHM1% 1/10W 0603	R29	Yageo	RC0603FR-07259KL	Digi-Key	P11-255KHRC-TND	0.13773	1	\$ 0.14
RES SMD 75K OHM0.1% 1/10W 0603	R30, R35	Panasonic	ERA-3AEB753V	Digi-Key	P75KDBCTND	0.48206	2	\$ 0.96
RES SMD 48.7KOHM0.1% 1/10W 0603	R34, R36	Panasonic	ERA-3AEB4871V	Digi-Key	P4.87KDBCTND	0.46829	2	\$ 0.94
IC REG LDO 3V 0.2A 4-TDFN	U1	Microchip	MIC94310-3PYMT-TR	Digi-Key	576-4761-1-ND	0.38565	1	\$ 0.39
IC CURRENT AMPLIFIER INA240 8-TSSOP	U3	Texas Instruments	INA240A3PWR	Digi-Key	296-45090-1-ND	3.83	1	\$ 3.83
IC OP AMP GEN PURPOSE RR 10MHZ SOT-23-5	U4, U6	Texas Instruments	TLV316QDBVQR1	Digi-Key	296-45323-1-ND	1.28	2	\$ 2.56
IC CURRENT AMPLIFIER INA240 8-TSSOP	U5	Texas Instruments	INA240A3PWR	Digi-Key	296-45090-1-ND	3.83	1	\$ 3.83
COR CONTROLLER SOURCE SELECT 24SS01	U7	Analog Devices /Linear	LTC4417CGN#PBF	Digi-Key	LTC4417CGN#PBF-ND	10.8	1	\$ 10.80
IC OP AMP DUAL GP RR 10MHZ 8-VSSOP	U8	Texas Instruments	OPA2197IDGR	Digi-Key	296-47349-1-ND	3.22	1	\$ 3.22
							Total:	\$ 68.07



Power Supply


DCDC Power

AUX Power

DCDC temp sense

Rear Power Distribution

Front Power Distribution



Power Supply


DCDC Power


AUX Power

DCDC temp sense

Rear Power Distribution

Front Power Distribution





Design Rules Verification Report

Filename : D:\Josh9\Documents\Midnight Sun\hardware\MSXIV_PowerSelection\Power Sel

Warnings 0
Rule Violations 185

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.254mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Power Plane Connect Rule(Direct Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)	7
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)	12
Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)	164
Silk to Silk (Clearance=0.254mm) (All),(All)	2
Net Antennae (Tolerance=0mm) (All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Total	185

Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)	
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-(112.5mm,83.5mm) on Multi-Layer Actual Hole Size = 2.7mm	
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-(2.5mm,2.5mm) on Multi-Layer Actual Hole Size = 2.7mm	
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-(2.5mm,83.5mm) on Multi-Layer Actual Hole Size = 2.7mm	
Hole Size Constraint: (3.7mm > 2.54mm) Pad M1-(81.4mm,3.6mm) on Multi-Layer Actual Hole Size = 3.7mm	
Hole Size Constraint: (3.7mm > 2.54mm) Pad M2-(111.4mm,3.6mm) on Multi-Layer Actual Hole Size = 3.7mm	
Hole Size Constraint: (3.7mm > 2.54mm) Pad M3-(81.4mm,28.6mm) on Multi-Layer Actual Hole Size = 3.7mm	
Hole Size Constraint: (3.7mm > 2.54mm) Pad M4-(111.4mm,28.6mm) on Multi-Layer Actual Hole Size = 3.7mm	

Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)	
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Pad P1-(88.4mm,22.45mm) on Multi-Layer And Pad P1-(89.9mm,23.2mm) on Top	
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Pad P1-(88.4mm,8.35mm) on Multi-Layer And Pad P1-(89.9mm,7.6mm) on Top	
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-1(56.735mm,3.325mm) on Top Layer And Pad	
Minimum Solder Mask Sliver Constraint: (0.012mm < 0.254mm) Between Pad U1-1(56.735mm,3.325mm) on Top Layer And Pad U1-5(57.45mm,3.025mm)	
Minimum Solder Mask Sliver Constraint: (0.012mm < 0.254mm) Between Pad U1-2(56.735mm,2.725mm) on Top Layer And Pad U1-5(57.45mm,3.025mm)	
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-3(58.175mm,2.725mm) on Top Layer And Pad	
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad U1-3(58.175mm,2.725mm) on Top Layer And Pad U1-5(57.45mm,3.025mm)	
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad U1-4(58.175mm,3.325mm) on Top Layer And Pad U1-5(57.45mm,3.025mm)	
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U4-1(47.525mm,6.15mm) on Top Layer And Pad U4-2(47.525mm,5.2mm) or	
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U4-2(47.525mm,5.2mm) on Top Layer And Pad U4-3(47.525mm,4.25mm) or	
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U6-1(47.525mm,14.95mm) on Top Layer And Pad U6-2(47.525mm,14mm)	
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U6-2(47.525mm,14mm) on Top Layer And Pad U6-3(47.525mm,13.05mm)	

Silk To Solder Mask (Clearance=0.254mm) (IsPad).(All)
Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Arc (56.227mm,3.579mm) on Top Overlay And Pad U1-1(56.735mm,3.325mm)
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(36.3mm,46.45mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-1(36.3mm,46.45mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(36.3mm,40.55mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C12-2(36.3mm,40.55mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(90.2mm,41.75mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-1(90.2mm,41.75mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(90.2mm,35.85mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C22-2(90.2mm,35.85mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(90.2mm,76.8mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(90.2mm,76.8mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(90.2mm,82.7mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(90.2mm,82.7mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(36.4mm,21.35mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(36.4mm,21.35mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(36.4mm,15.45mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(36.4mm,15.45mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D1-2(24.1mm,17.8mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D2-2(24mm,42.4mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D4-2(27.5mm,64.536mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad F1-3(24.1mm,27.1mm) on Multi-Layer And Track
Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad F1-4(37.57mm,27.1mm) on Multi-Layer And Track
Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad F2-3(24mm,52.2mm) on Multi-Layer And Track
Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad F2-4(37.47mm,52.2mm) on Multi-Layer And Track
Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad F3-3(24mm,77.5mm) on Multi-Layer And Track
Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad F3-4(37.47mm,77.5mm) on Multi-Layer And Track
Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad GND-TP(6.5mm,80.2mm) on Top Layer And Text "Power Supply"
Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad LED1-2(104.45mm,57.31mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad P1-1(91.7mm,21.4mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad P1-25(91.7mm,9.4mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad P1-26(88.1mm,9.4mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad P1-50(88.1mm,21.4mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q10-1(66.895mm,72.265mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q10-2(66.895mm,73.535mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q10-3(66.895mm,74.805mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q10-4(66.895mm,76.075mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q10-5(61.405mm,76.075mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q10-6(61.405mm,74.805mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q10-7(61.405mm,73.535mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q10-8(61.405mm,72.265mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q11-1(72.895mm,54.665mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q11-2(72.895mm,53.395mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q11-3(72.895mm,52.125mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q11-4(72.895mm,50.855mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q11-5(78.385mm,50.855mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q11-6(78.385mm,52.125mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q11-7(78.385mm,53.395mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q11-8(78.385mm,54.665mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q12-1(66.9mm,50.765mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q12-2(66.9mm,52.035mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q12-3(66.9mm,53.305mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad Q12-4(66.9mm,54.575mm) on Top Layer And Track

Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)

[illegible]

Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)

[illegible]

Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U8-1(38.275mm,9mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U8-2(37.625mm,9mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U8-3(36.975mm,9mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U8-4(36.325mm,9mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U8-5(36.325mm,4.6mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U8-6(36.975mm,4.6mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U8-7(37.625mm,4.6mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U8-8(38.275mm,4.6mm) on Top Layer And Track
Silk to Silk (Clearance=0.254mm) (All),(All)
Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (32.233mm,24.79mm) on Top Overlay And Track
Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "GND" (7.5mm,79.8mm) on Top Overlay And Text "Power Supply"

