


Project: <i>IMU_Board.PrjPcb</i>		<div><div>MIDNIGHT</div><div></div><div>SUN</div></div>
Title: <b>IMU Controller Board Interface</b>		
Project Lead: George Mardari		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9
Size: Letter	Revision: 1.7	
Date: 2018-02-27	Sheet 1 of 2	
		Website: <a href="http://www.uwmidson.com">www.uwmidson.com</a>

## 4



## B



## D





# MSXII IMU BOARD REV 1.8

P2

+X  
+Y

+12V

R4  
LED1  
3V3

P1

U1

C2  
C1

C5  
C4

U3  
U2

R7  
R8

RT1  
R6  
R5  
R2

R3

C3

U2

P3 Thermistor

MS2M IIX2M IMU BOARD REV 1.8

GND

+1.2V

TEMP\_IN  
3V

ISOM TP1 MOSI  
DSIN TP2 SPT  
SSN TP3 SCK  
TP4 MISO

LD0 3V  
TP5

TP2  
TP1\_SNS

X+

MSXII IMU BOARD REV 1.8

P2

+X  
+Y


P1

+12V

R4  
LED1  
3V3

P3 Thermistor

U1  
C2  
C1  
C5  
U3  
RT1  
R6  
R5  
R2  
R3  
C4  
C3  
U2



## Electrical Rules Check Report

Class	Document	Message
Warning	IMU_Board.SchDoc	Net NetP3_2 has no driving source (Pin P3-2,Pin R2-2,Pin R5-1,Pin R6-2,Pin U2-3)

## Design Rules Verification Report

Filename : C:\Users\Taiping\Documents\MidnightSun\hardware\MSXII\_IMUBoard\IMU\_Boa

Warnings 0

Rule Violations 43

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.152mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ( (All) )	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.152mm) (Max=2.54mm) (Preferred=0.203mm) (All)	0
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Minimum Annular Ring (Minimum=0.152mm) (All)	5
Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All)	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.3mm) (All),(All)	34
Silk To Solder Mask (Clearance=0.178mm) (IsPad),(All)	4
Silk to Silk (Clearance=0.254mm) (All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (All)	0
Total	43

Minimum Annular Ring (Minimum=0.152mm) (All)	
Minimum Annular Ring: (0.15mm < 0.152mm) Via (28.2mm,15mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)	
Minimum Annular Ring: (0.15mm < 0.152mm) Via (32.9mm,4.1mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)	
Minimum Annular Ring: (0.15mm < 0.152mm) Via (35.2mm,5.5mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)	
Minimum Annular Ring: (0.15mm < 0.152mm) Via (36.836mm,4.064mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)	
Minimum Annular Ring: (0.15mm < 0.152mm) Via (36.8mm,10.6mm) from Top Layer to Bottom Layer (Annular Ring=0.15mm) On (Top Layer)	



**Minimum Solder Mask Sliver (Gap=0.3mm) (All),(All)**

Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C1-1(30.567mm,14.478mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C2-1(30.567mm,16.256mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C3-1(32.925mm,5.5mm) on Top Layer And Pad C3-2(34.275mm,5.5mm) on
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C4-1(28.789mm,7.112mm) on Top Layer And Pad C4-2(30.139mm,7.112mm)
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C5-1(36.322mm,12.533mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C6-1(40.8mm,12.533mm) on Top Layer And Pad C6-2(40.8mm,13.883mm) on
Minimum Solder Mask Sliver Constraint: (0.212mm < 0.3mm) Between Pad LED1-1(12.45mm,18.26mm) on Top Layer And Pad R4-2(12.475mm,19.5mm)
Minimum Solder Mask Sliver Constraint: (0.212mm < 0.3mm) Between Pad LED1-2(13.95mm,18.26mm) on Top Layer And Pad R4-1(14.025mm,19.5mm)
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad P1-(19mm,22.05mm) on Multi-Layer And Pad P1-(20.5mm,22.8mm) on Top
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad P1-(19mm,7.95mm) on Multi-Layer And Pad P1-(20.5mm,7.2mm) on Top Layer
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad RT1-2(37.833mm,10.668mm) on Top Layer And Via (36.8mm,10.6mm) from
Minimum Solder Mask Sliver Constraint: (0.231mm < 0.3mm) Between Pad TP6-TP(32.766mm,5.334mm) on Bottom Layer And Via (32.9mm,4.1mm) from
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad U1-1(27.444mm,13.786mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.066mm < 0.3mm) Between Pad U1-10(27.944mm,16.186mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad U1-11(27.444mm,16.186mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.214mm < 0.3mm) Between Pad U1-12(27.244mm,15.486mm) on Top Layer And Via (28.2mm,15mm) from Top
Minimum Solder Mask Sliver Constraint: (0.178mm < 0.3mm) Between Pad U1-13(27.244mm,14.986mm) on Top Layer And Via (28.2mm,15mm) from Top
Minimum Solder Mask Sliver Constraint: (0.066mm < 0.3mm) Between Pad U1-14(27.244mm,14.486mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.225mm < 0.3mm) Between Pad U1-14(27.244mm,14.486mm) on Top Layer And Via (28.2mm,15mm) from Top
Minimum Solder Mask Sliver Constraint: (0.066mm < 0.3mm) Between Pad U1-3(28.444mm,13.786mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad U1-4(28.944mm,13.786mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.213mm < 0.3mm) Between Pad U1-5(29.144mm,14.486mm) on Top Layer And Via (28.2mm,15mm) from Top
Minimum Solder Mask Sliver Constraint: (0.166mm < 0.3mm) Between Pad U1-6(29.144mm,14.986mm) on Top Layer And Via (28.2mm,15mm) from Top
Minimum Solder Mask Sliver Constraint: (0.047mm < 0.3mm) Between Pad U1-7(29.144mm,15.486mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.066mm < 0.3mm) Between Pad U1-7(29.144mm,15.486mm) on Top Layer And Pad
Minimum Solder Mask Sliver Constraint: (0.203mm < 0.3mm) Between Pad U1-7(29.144mm,15.486mm) on Top Layer And Via (28.2mm,15mm) from Top
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad U2-1(35.665mm,6.924mm) on Top Layer And Pad U2-2(35.665mm,7.874mm)
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad U2-2(35.665mm,7.874mm) on Top Layer And Pad U2-3(35.665mm,8.824mm)
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad U3-1(39.37mm,12.354mm) on Top Layer And Pad U3-2(39.37mm,12.954mm)
Minimum Solder Mask Sliver Constraint: (0.012mm < 0.3mm) Between Pad U3-1(39.37mm,12.354mm) on Top Layer And Pad U3-5(38.655mm,12.654mm)
Minimum Solder Mask Sliver Constraint: (0.012mm < 0.3mm) Between Pad U3-2(39.37mm,12.954mm) on Top Layer And Pad U3-5(38.655mm,12.654mm)
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad U3-3(37.93mm,12.954mm) on Top Layer And Pad U3-4(37.93mm,12.354mm)
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.3mm) Between Pad U3-3(37.93mm,12.954mm) on Top Layer And Pad U3-5(38.655mm,12.654mm)
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.3mm) Between Pad U3-4(37.93mm,12.354mm) on Top Layer And Pad U3-5(38.655mm,12.654mm)

**Silk To Solder Mask (Clearance=0.178mm) (IsPad),(All)**

Silk To Solder Mask Clearance Constraint: (0.077mm < 0.178mm) Between Pad C3-1(32.925mm,5.5mm) on Top Layer And Text "U2"
Silk To Solder Mask Clearance Constraint: (Collision < 0.178mm) Between Pad C3-2(34.275mm,5.5mm) on Top Layer And Text "U2"
Silk To Solder Mask Clearance Constraint: (0.165mm < 0.178mm) Between Pad LED1-2(13.95mm,18.26mm) on Top Layer And Track
Silk To Solder Mask Clearance Constraint: (0.17mm < 0.178mm) Between Pad P3-3(3.5mm,17.75mm) on Top Layer And Track