




Project: <i>HW_Tutorial.PrjPcb</i>		
Title: *		
Project Author: Mena Labib		University of Waterloo 200 University Ave W Waterloo, ON, Canada N2L 3E9 Website: www.uwmidsun.com
Size: Letter	Revision: 1.0	
Date: 3/19/2019	Sheet* of *	





Electrical Rules Check Report

Class	Document	Message
Warning	hw_tutorial.SchDoc	Extra Pin R3-2 (Inferred) in Alternate 1 of part R
Warning	hw_tutorial.SchDoc	Extra Pin R3-2 in Normal of part R:
Warning	hw_tutorial.SchDoc	Extra Pin R3-3 (Inferred) in Alternate 1 of part R
Warning	hw_tutorial.SchDoc	Extra Pin R3-3 in Normal of part R:

Design Rules Verification Report

Filename : \\Mac\Home\Documents\midsun\hardware\MSXII_HW_Tutorial\hw_tutorial.Pct

Warnings 0

Rule Violations 112

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.152mm) (All),(All	0
Short-Circuit Constraint (Allowed=No) (All),(All	0
Un-Routed Net Constraint ((All)	0
Modified Polygon (Allow modified: No), (Allow shelved: No	0
Width Constraint (Min=0.152mm) (Max=2.54mm) (Preferred=0.254mm) (Al	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm	0
Minimum Annular Ring (Minimum=0.152mm) (Al	47
Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (Al	0
Hole To Hole Clearance (Gap=0.254mm) (All),(Al	0
Minimum Solder Mask Sliver (Gap=0.3mm) (All),(Al	38
Silk To Solder Mask (Clearance=0.178mm) (IsPad),(Al	8
Silk to Silk (Clearance=0.254mm) (All),(All	1
Net Antennae (Tolerance=0mm) (Al	0
Board Clearance Constraint (Gap=0mm) (All	18
Height Constraint (Min=0mm) (Max=25.4mm) (Preferred=12.7mm) (Al	0
Total	112

[illegible][illegible]

Minimum Solder Mask Sliver (Gap=0.3mm) (All),(All)

Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C1-1(20.133mm,24.9mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.089mm < 0.3mm) Between Pad C1-2(21.483mm,24.9mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C2-1(9.8mm,9.3mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.3mm) Between Pad C2-2(9.8mm,7.95mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C3-1(16.125mm,10.3mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad C3-2(17.475mm,10.3mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.217mm < 0.3mm) Between Pad C4-2(1.476mm,19.295mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C5-1(15.325mm,16.3mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad C5-2(16.675mm,16.3mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C6-1(12.025mm,8.9mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.172mm < 0.3mm) Between Pad C6-1(12.025mm,8.9mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.298mm < 0.3mm) Between Pad C7-1(14.8mm,1.625mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.022mm < 0.3mm) Between Pad C7-2(14.8mm,2.975mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.258mm < 0.3mm) Between Pad LED1-2(31.939mm,46.805mm) on Top Layer A
Minimum Solder Mask Sliver Constraint: (0.258mm < 0.3mm) Between Pad LED2-2(31.939mm,44.012mm) on Top Layer A
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad LED3-2(23.55mm,46.7mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad P1-(4mm,22.05mm) on Multi-Layer And P
Minimum Solder Mask Sliver Constraint: (0.112mm < 0.3mm) Between Pad P1-(4mm,22.05mm) on Multi-Layer And
Minimum Solder Mask Sliver Constraint: (0.105mm < 0.3mm) Between Pad P1-(4mm,7.95mm) on Multi-Layer And P
Minimum Solder Mask Sliver Constraint: (0.197mm < 0.3mm) Between Pad P1-(5.5mm,22.8mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad P1-1(7.3mm,21mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.248mm < 0.3mm) Between Pad P1-2(7.3mm,20.5mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.09mm < 0.3mm) Between Pad P1-39(3.7mm,15.5mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.09mm < 0.3mm) Between Pad P1-41(3.7mm,16.5mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.297mm < 0.3mm) Between Pad P1-44(3.7mm,18mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.237mm < 0.3mm) Between Pad P1-50(3.7mm,21mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.092mm < 0.3mm) Between Pad P2-2(13.3mm,47.495mm) on Multi-Layer And
Minimum Solder Mask Sliver Constraint: (0.147mm < 0.3mm) Between Pad R10-2(11.325mm,25.7mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad R12-1(16.975mm,21.075mm) on Top Layer A
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad R13-1(13.575mm,13.5mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.239mm < 0.3mm) Between Pad R3-3(37.1mm,46.8mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.172mm < 0.3mm) Between Pad R6-1(20.133mm,20.2mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U1-1(17.6mm,18.15mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U1-2(17.6mm,18.8mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.126mm < 0.3mm) Between Pad U1-2(17.6mm,18.8mm) on Top Layer And
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U2-1(14.2mm,10.55mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.097mm < 0.3mm) Between Pad U2-2(14.2mm,11.2mm) on Top Layer And F
Minimum Solder Mask Sliver Constraint: (0.098mm < 0.3mm) Between Via (2.7mm,24.1mm) from Top Layer to Bottom La

Silk To Solder Mask (Clearance=0.178mm) (IsPad),(AI

Silk To Solder Mask Clearance Constraint: (0.082mm < 0.178mm) Between Pad P4-1(3.286mm,39.54mm) on Multi-Layer A
Silk To Solder Mask Clearance Constraint: (Collision < 0.178mm) Between Pad P4-1(3.286mm,39.54mm) on Multi-Layer A
Silk To Solder Mask Clearance Constraint: (0.144mm < 0.178mm) Between Pad P4-1(3.286mm,39.54mm) on Multi-Layer A
Silk To Solder Mask Clearance Constraint: (0.088mm < 0.178mm) Between Pad P4-2(3.286mm,37mm) on Multi-Layer A
Silk To Solder Mask Clearance Constraint: (0.168mm < 0.178mm) Between Pad P4-2(3.286mm,37mm) on Multi-Layer A
Silk To Solder Mask Clearance Constraint: (0.088mm < 0.178mm) Between Pad P4-3(3.286mm,34.46mm) on Multi-Layer A
Silk To Solder Mask Clearance Constraint: (0.169mm < 0.178mm) Between Pad P4-3(3.286mm,34.46mm) on Multi-Layer A
Silk To Solder Mask Clearance Constraint: (0.168mm < 0.178mm) Between Pad P4-3(3.286mm,34.46mm) on Multi-Layer A

Silk to Silk (Clearance=0.254mm) (All),(All

Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "P2" (17.477mm,49.2mm) on Top Overlay And Tr
--

Board Clearance Constraint (Gap=0mm) (All

Board Outline Clearance(Outline Edge): (0.3mm < 0.406mm) Between Board Edge And Text "GND" (0.4mm,34.06mm) on T
Board Outline Clearance(Outline Edge): (0.3mm < 0.406mm) Between Board Edge And Text "SCL" (0.4mm,39.2mm) on T
Board Outline Clearance(Outline Edge): (0.3mm < 0.406mm) Between Board Edge And Text "SDA" (0.4mm,36.6mm) on T
Board Outline Clearance(Outline Edge): (0.375mm < 0.406mm) Between Board Edge And Tra
Board Outline Clearance(Outline Edge): (0.375mm < 0.406mm) Between Board Edge And Tra
Board Outline Clearance(Outline Edge): (0.375mm < 0.406mm) Between Board Edge And Tra
Board Outline Clearance(Outline Edge): (0.356mm < 0.406mm) Between Board Edge And Tra
Board Outline Clearance(Outline Edge): (0.356mm < 0.406mm) Between Board Edge And Tra
Board Outline Clearance(Outline Edge): (0.356mm < 0.406mm) Between Board Edge And Tra
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Track (0mm,0mm)(0mm,30mm)
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Track (0mm,0mm)(35mm,0mm)
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Track (0mm,30mm)(35mm,30m
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Tra
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Tra
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Track (35mm,0mm)(35mm,30m
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Tra
Board Outline Clearance(Outline Edge): (Collision < 0.406mm) Between Board Edge And Tra
Board Outline Clearance(Outline Edge): (0.306mm < 0.406mm) Between Board Edge And Via (0.606mm,24.719mm) from T