



Bill of Materials					
Project:	/ISXIV_ConnectorTestingBoard.PrjPcb				
Revision:	1.0				
Project Lead:	Ricky Huang				
Generated On:	2020-05-23 7:21 PM				
Production Quantity:	1				
Currency	CAD				
Total Parts Count:	13				



	LibRef	Designator	Manufacturer 1	Manufacturer Part Number 1	Name Error:'S	Supplier Part Number 1	Name Error:' Supp
-00074-8,	CMP-002-00072-6, CMP-002-00073-4,	Designator1, P3, P4, P5, P7, P8, P9, P10, P12	[NoParam], Molex, LLC, Molex	Param], 1722861302, 17229911	04		
	CMP-007-0025-1	P1					
	CMP-007-0004-1	P2					
	CMP-003-0105-1	P6					
	CMP-007-0031-3	P11					





## **Electrical Rules Check Report**

Class	Document	Message
Warning	MSXIV_ConnectorTesting	gBoard.Sch Component P10 at 6250mil,3200mil: Component revision is Out of Date.
	Doc	

## **Design Rules Verification Report**

Filename: C:\Users\ricky\Downloads\Projects\Midnight Sun\Midnight Sun Hardware\Winter

Warnings 0 Rule Violations 1

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=0.254mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ( (All) )	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)	0
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)	1
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)	0
Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)	0
Silk to Silk (Clearance=0.254mm) (AII),(AII)	0
Net Antennae (Tolerance=0mm) (All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)	0
Total	1

Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Hole Size Constraint: (2.7mm > 2.54mm) Pad Free-0(4mm,96mm) on Multi-Layer Actual Hole Size = 2.7mm