Date:


EXPERIMENT NO. 5


AIM: Implement a common bus system with ALU, 8 registers and 1 memory unit with necessary control signals.

OBJECTIVES:


- i. Implement 16-bit ALU that is suitable for common bus system
- ii. Implement 16-bit common bus system with ALU, 8 registers and 1 memory unit


CIRCUITS:







OUTPUTS:







Page No:









Page No:










Page No:

SHR 🕕

Page No:








Page No:




CSE202-Microprocessor and Computer Organization

TR<-DR




DR<-MEM[AR]




CSE-CSPIT

CSE202-Microprocessor and Computer Organization

AC<-DR




PC<-MEM[AR]






CSE202-Microprocessor and Computer Organization

IR<-DR



AC<-INPR



CONCLUSION:

Page No: