gue:

In this question we check for Eligibility &. Availaibility at required for the Instanction. to be executed.

there bounds of loop are constants, therefore compiler will do the sloop unrolling (if compiler work then prefetcher will do) to in crease the instruction level parallelism.

Clockuple	2 1	2	3	4	5	6	7	8	9	10	u	12	13	14	15	16	17	16	19 -	20,21	22,	13
II	21	SI	SZ	S 3																		
ΙŞ		•	2 T 89T	<del>9</del> 52	S2	52	53	53	54	54		> 2		ì	Lef							
13				SI	SI	-	S2	-	<b>S</b> 3	_	54	SY	S٩									
<b>T</b> 4						SI	_	S2	\$2	\$3	S3	-		Sγ	ડપ	4						
Ţ1			4			1' -	SI	SI	_	52	-	\$3	٦	-	-	S٩						
12			31	1	1	8 1		1	51	-	<b>S</b> 2	SZ	52	S3	S3	-	SY	SY		1		
13					15			4		27	SI	-	_	ζ2	-	S3	-	- 5	345	424	-	
	7	1	1		1	十卷	1	74	KK	,	. 1	s1	51	<u>_</u> '	SZ	52	53	<u>5</u> 3-	- -	-  -	54.	sy
I <u>4</u>		<u> </u>	<u>`</u>		1		-		Ü	1											1	ل

that total 23 clock cycles are required for given four Instruction II, II, II, II, to execute. totally.

so the Ans is 23. for the above instruction to run.

Mame-Ashutosh Soni

Id-2018 UCP1505

gue 2 à

Ans >.

There are thorse types of thatarias that can.

- 1) Data Hazardo
- 2) Structural Hazardo
- 3) Control Hazard.

#### Data Harand:

This hatand because of data read & write from memory or from registers. This is further classified into three parts.

1) RAW ( Read after write) Data Hazard.

10+ 11: R3 ← R1+ R2. 12: R5 ← R3+ R4.

II IF ID OF EX WB.

IZ. IF ID OF EX WB.

Here when we use pipeline in Instruction 2. vanvalue of Ry is taken as it execute before write back.

2). WAR ( Write after Read) Data Hazard.

La this type of Hazard takes place when we write data before reading. this type of Hazard. chances are less until 4 stage pipelining.

3). WAW ( Write after write) Data Hazard.

this type of Hazard takes place believe are writing at same memory or Register in both.

Instruction. Chancos of this hazard is also less fontil four stafl pipelining.

### Structural Hazard:

This razand is cause because of conditional statements in the enstruction.

II: JUMPC 2020.

IZ: INC A

I3; INC C.

In this type of sequence II&I3 in smuchon are

executed sequency & when, condition becomes true it go to 2020 but before that some onstruction gets loadea & that time waste.

### Control Hazand:

This type of Hazard cause because of timited resources in CPU.

In II& I3 both are calling memory at same time Is now of resources or buses are less as we know they are limited to in this case control Hazard comes in picture.

```
Name-Ashutosh soni
Id-2018UCP1505
```

```
guey:
Ansta
```

(a) mov ax, bx.

TI: MAR + PC

TZ: meR. - memory (Instruction)

TR + MDR

TY: QX < bx

(b) Mov ax, boh.

TIS MAR + PC

T2: mar < memory content (120)

T3: IR < MDR
pc < pc+1.

TY: RX + 10h (IR).

ax gets Ion from Instruction Reguler.

(C) MON axr [PX].

TI: MAR EPC.

TZ: MDR + MEMORY CONTENT (3m Struction)

T3: IR < MDR.
PC < PC+1

TY: MAR < bx.

TS: mar < [bx]

T6: AKI < MOR.

(d) mov ax, [4000H]

TI: MAR CPC.

TZ: mbR < memory content (9nstruction).

TB: IR + MAR.

T4: MAR + IR (4000H).

TS: MOR + [4000H]

T6; ax + mar

945%

Any >

DMA. controller transfer & 2 bits (4 byte).

input device transfer data =

9600 bytes per second.

THE IN VIN

CPU fetching & executing instruction rate

ALLILL & KIL

I ansmiction

= 2,000,000 gns per second.

2,000,000 CPU slow down rate = ?

input device transferrate = 9600 bytes pertenny

4 byte transfer time = 4 \* \frac{1}{9600} tecond.

$$= \frac{9600}{4 \times 2,000,000} = 0.0012$$

$$an90 = 0.0012 \times 100$$

80, there will be 0.12% CPU slow down due to DMA activity.

gue 6 3-3

(a) ovect mapped Cache.


cache memory si to= 16 KB.

Block size = 256 bytes.

Main Memory & te= 128 KB.

Lets assume, memory is Byte addressible.

NOID bits in Physical Address = 17.



NO. A Bits in line Number =

Cache si re/line size

$$=\frac{16 \text{ KB}}{250 \text{ Bytes}} = 200 \text{ mies}$$

No. of buts in tag =

Total bits - line no Bits - of6 set (Block) Bits:

$$= 17 - (6 + 8)$$

(ii) Jag disrocrosy si te

= NO. 08 tags, Xtag 8120.

= NO. of line in cache x NO.06 Bits in tag

 $= 2^6 \times 3.$ 

= 64×3=192 Bits.

81 to of tag directory= 192 bits

(b) fully Associative mapped cache.

Total bils we found = 17.

and no of bits in block object = 8.

(is noon bits =

Total bits - 40.00 bits in block offset.

= 17-8=9 bits.

No. of lines = cache site/une 8:20.

=  $\frac{16 \times 18}{200 \text{ By res}} = \frac{214}{20} = 26 \text{ sun es}$ 

in Tag directory & to.

 $= 9^{6} \times 9$ 

= 64×9.

= 576 Bits.

18ite of tag directory = 576 bits

gue 79

#### RISC

- 1) fixed size Instruction on size in
- 2) Hore code size is large as it does not support complex Instructions
- 3) here a Instruction is executed in single clock pulse
- 4), 91 focuses on foftware
- 5). It requires more. number of registers.
  - 6) Used only Hardwired control unit

#### CISK.

- 1) Multiple type Instruction 80 & te may vary nere of Instruction.
- 2) here code site is small as it supports complex anstructions.
- 3) here multiple chock pulse may required as. depending on Instruction complexity.
- 4) It focuses on Highdware

IN II W . LINE DE LIT

- 5). Repuis es less number 1) registers.
- 6) usos both Hardwired & micro programmed. controlumit.

Due &

given,

aw. Con.

main momory access time = 100 ns. cache is 10 times taster than mani memory.

tit ratio for read request = 0.92. 81% Read request write Request = 100-85 = 15%.

Tang = hit rate \* time to access
+ (1-hitrate) \* miss penality.

for read request.

Tang = 000 (0092 \*10+0.08\*100)

tee = 9.2+8= 17.2

Let suppose hitratio tor

write repuest same

as hit ratio of read request.

for wrute request

Targ= 0,92 \*10+ (0.08 \* 100)

= 101.2+8 = 109.2.

is 0 then

TEMP ON

Total time ang.

= (0.85) \* 17.2 + (0.15) \* 109.2

= 31 ns. Ans

gueg J.	Reforing Division	ν		i i oti i
	$8 = (1000)_2$ $-8 = (1000)_2$	4 = (010) $-4 = (110)$		
1	Accumulator 0000 0001.	Dividend Looo OOO-	20010 0010	Operation LS, Subm.
	1100	000 D		Restore.
2	1100 00TO	000-		LS, 8WD M
	0010	0000		Restore,
3.	0 1 00	000 -		LS, sub m
	6000	0001		<b>&amp;</b>
4,	1100	001	6	LS, sub-m
	0 000 Rem.	Quotien	1	Rostore.
	Remainder = 10	000)2=0		
	Quatient $= (00)$	10)2=2	,	

# Name Aghutosh soni

orgud

for MIPS usually 32 bits wide components 2 MIPC architecture.

- o memory.
  - · Other component of the data path
  - · Control limit.

Mayor components of data path

- · Program Counter (PL).
- · 9 notruction Reguler (IC).
- · Register file.
- · Arithmetic logic unit (ALU).
- · memory,

Program counter: - A sequence of machine Instruction in the text segments.

agister that stores the address of next Instruction to setch &

· also known as enstruction pointer

9n mIPS each Instruction is 32 bits long.
80 PC+4 as 32 bits =

## Enstruction Register :.

Register that holds the instruction. currently being decoded.

## Arithmotic & Logical unit LALU).

ogical operations

Input.

- · Operands -2x32 bits
- · Operations control signal

output.


result o 1x64 bits.

Status , Conditional Fignal.

### Control limit a

controls component Adatapath to Implement FDKycle Fetur Decode.

- · enputs conditional signals
- · Dutplit stember signal.



Que 113

a) Micro Instruction for mat, and Nano Programming.
Micro Instruction:

bits pattern. They consists of 128 bits and those bits are broken down into 30 functional field, each. of those field consists of one or more bits and.

grapped in five mayor catefories.

Nano pro grammist.

This is a microsoffuction, is in primary control-store memory, it then has the control signals generated for each microsoffuction, using a secondary control store memory. The output word from the secondary memory, is called Heno-Gastruction,

to computer or from program within the computer. that requires operating system to figure out what to, do next. Devices and programs occasionally needs. cou services, but we want predict when to the interaction with coverence. Levice or program is allowed to give enterrupt.

The interrupt one of two types;


1) <u>Hardwone Interrupts</u> - 194 a signal too the process or is from external device or hardwere it is. called Hardware Interrupt.

2) software Interrupt: when a interrupt caused by a special Instruction in the instruction set of by exception condition in processor itself, then it is called software Interrupt.

### c) full Adder.


Your adder is the adder which adds the. three input and produces the output rum and carry.

Sum = cin (A (A (B))
(arry = AB+ cin (A (B))




(d) Floatingpoint number representation.
± Significant x Base ± exponent.

Two Representation techniques, O single precinion (32 bits)



@ Double Precosion (64 bits)



Mormalization

1. \_\_ X Baset Exponent

No more than I digit before decimal.

Mame-Ashutoshson? Id-2018UCP1505'

gue 3,

# a) living state Table method.

Instructions.

Lompare	Fermb	assign	compute
701	7,1	Zai	Z CP 1
₹(2	212	Z a 2	Zcp 2,
	46		
Zch,	Zj	Zar	Zcpn.
	7091	7cg ZJ, 1 2c2 ZJ2	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Ecrepresent the control pignals generated in the State Ti by instruction compare

## b) hoing Delay Element method

