


Control Unit

Instruction Cycle:

An instruction cycle is the complete process of fetching, decoding and executing the instruction.




Control UnitSteps (Instruction Cycle)

- 1.) PC gives the address to fetch an instruction from the memory.
- 2.) Once fetched, the instruction opcode is decoded.
- 3.) This identifies, if there are any operands to be fetched from memory.
- 4.) The operand address is calculated.
- 5.) Operands are fetched from the memory.
- 6.) Now the data operation is performed on the operands, and a result is generated.
- 7.) If the result has to be stored in register, the instruction ends here.
- 8.) If the destination is memory, then first the destination address has to be calculated.
- 9.) The result is then stored in the memory.
- 10.) Now the current instruction has been executed.
- 11.) Side by side PC is incremented to calculate address of the next instruction.
- 12.) The above instruction cycle then repeats for further instructions.

③

Micro-operations & Control Signals

- A program is a set of instructions
- An instruction, requires a set of small operations called Micro-operations.
- A micro-operations is a finite activity performed by the processor in one clock cycle. One clock-cycle is also called as one T-state (Transition state).
- One Micro-Operation requires one T-state.
- Several Independent Micro-operations in the same T-state.
- Control unit generates control signals to perform these very Micro-operations.



(4)

Micro-operations for Instruction Fetching

one-way	other-way
T1: $MAR \leftarrow PC$	T1: $MAR \leftarrow PC$
T2: $MDR \leftarrow \text{Memory (Instr)}$	T2: $MDR \leftarrow \text{Memory (Instr)}$ $PC \leftarrow PC + 1$
T3: $IR \leftarrow MDR$ $PC \leftarrow PC + 1$	T3: $IR \leftarrow MDR$

Examples ~~OR~~ Immediate Addressing mode

1) $MOV\ R1, 25H;$ { R1 register gets the immediate value 25H }

T1: $MAR \leftarrow PC$
T2: $MDR \leftarrow \text{Memory (Instr)}$
T3: $IR \leftarrow MDR$
 $PC \leftarrow PC + 1$

T4: $R1 \leftarrow 25H (IR)$ // R1 gets value 25H from IR.

2) Register Addressing mode

$MOV\ R1, R2;$ // R1 gets the data from R2

T1: $MAR \leftarrow PC$
T2: $MDR \leftarrow \text{Memory (Instr)}$
T3: $IR \leftarrow MDR$
 $PC \leftarrow PC + 1$

T4: $R1 \leftarrow R2$

(5)

③ Direct Addressing Mode
 $\text{mov } R1, [2000H];$ $R1$ gets data from memory location 2000H

T1: $\text{MAR} \leftarrow \text{PC}$
 T2: $\text{MDR} \leftarrow \text{memory}(\text{MAR})$
 T3: $\text{IR} \leftarrow \text{MDR}$
 $\text{PC} \leftarrow \text{PC} + 1$

T4: $\text{MAR} \leftarrow \text{IR} (2000H)$
 T5: $\text{MDR} \leftarrow \text{memory}([2000H])$
 T6: $R1 \leftarrow \text{MDR}$

④ Indirect Addressing mode:
 $\text{mov } R1, [R2];$ $\{R1 \text{ gets data from memory location pointed by } R2\}$

T1: $\text{MAR} \leftarrow \text{PC}$
 T2: $\text{MDR} \leftarrow \text{memory}(\text{MAR})$
 T3: $\text{IR} \leftarrow \text{MDR}$
 $\text{PC} \leftarrow \text{PC} + 1$

T4: $\text{MAR} \leftarrow R2$
 T5: $\text{MDR} \leftarrow \text{memory}([R2])$
 T6: $R1 \leftarrow \text{MDR}$