


Instruction cycle :-



An instruction cycle consists of several m/c cycle:




→ At the end of current instruction exeⁿ,
↳ PC & PSW saved automatically

→ The interrupt is acknowledged, the interrupt vector obtained, control is transferred to respective ISR.

→ After handling the interrupt, the ISR executes a special Return :- RTI (Return from Interrupt).



→ How is the interrupt vector sent on the data bus in response to INTA?



→ Multiple Devices Interrupting the CPU.

