

Que 1:

Ans 7.

In this question we check for eligibility & availability of required for the instruction to be executed.

Here bounds of loop are constants, therefore compiler will do the loop unrolling (if compiler won't then prefetcher will do) to increase the instruction level parallelism.

clock cycle	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
I1	S1	S1	S2	S3	S4																		
I2			S1	S2	S2	S2	S3	S3	S4	S4													
I3				S1	S1	-	S2	-	S3	-	S4	S4	S4										
I4						S1	-	S2	S2	S3	S3	-	-	S4	S4								
I1							S1	S1	-	S2	-	S3	-	-	-	S4							
I2									S1	-	S2	S2	S2	S3	S3	-	S4	S4					
I3										S1	S1	-	-	S2	-	S3	-	-	S4	S4	S4	-	
I4												S1	S1	-	S2	S2	S3	S3	-	-	-	S4	S4

Here we see that from table that total 23 clock cycles are required for given four instruction I1, I2, I3, & I4 to execute totally.

So the ans is 23. for the above instruction to run.

Que 2:

Ans  $\Rightarrow$ .

There are three types of Hazards that can occur in a pipeline.

- 1) Data Hazard.
- 2) Structural Hazard.
- 3) Control Hazard.

### Data Hazard:

This hazard because of data read & write from memory or from registers. This is further classified into three parts.

- 1) RAW (Read after Write) Data Hazard.

let

$$I1: R3 \leftarrow R1 + R2.$$

$$I2: R5 \leftarrow R3 + R4.$$

I1	IF	ID	OP	EX	WB.
----	----	----	----	----	-----

I2.		IF	ID	OP	EX	WB.
-----	--	----	----	----	----	-----

Here when we use pipeline in instruction 2, raw value of R4 is taken as it execute before write back.

- 2) WAR (Write after Read) Data Hazard.

of this type of Hazard takes place when we write data before reading. this type of Hazard chances are less until 4 stage pipelining.

- 3) WAW (Write after Write) Data Hazard.

this type of Hazard takes place when we are writing at same memory or Register in both. Instructions chances of this hazard is also less until four stage pipelining.

Structural Hazard:

This hazard is caused because of conditional statements in the instruction.

I1: JUMP 2020.

I2: INC A

I3: INC C.

In this type of sequence I2 & I3 instructions are

executed sequentially & when condition becomes true it goes to 2020 but before that some instruction gets loaded & that time is wasted.

Control Hazard:

This type of hazard is caused because of limited resources in CPU.

I1	IF	ID	OP	EX	WB
I2		IF	ID	OP	EX WB
I3			IF	ID	OP EX WB

In I1 & I3 both are calling memory at same time. If no. of resources or buses are less as we know they are limited so in this case control hazard comes in picture.

Que 4:

Ans →

(a) `mov ax, bx`.

T1:  $MAR \leftarrow PC$   
 T2:  $MDR \leftarrow \text{memory (instruction)}$   
 T3:  $IR \leftarrow MDR$   
      $PC \leftarrow PC + 1$   
 T4:  $ax \leftarrow bx$

(b) `mov ax, 10h`.

T1:  $MAR \leftarrow PC$   
 T2:  $MDR \leftarrow \text{memory content (10h) instruction}$   
 T3:  $IR \leftarrow MDR$   
      $PC \leftarrow PC + 1$   
 T4:  $ax \leftarrow 10h (IR)$

$ax$  gets 10h from Instruction Register.

(c) `mov ax, [bx]`.

T1:  $MAR \leftarrow PC$   
 T2:  $MDR \leftarrow \text{memory content (instruction)}$   
 T3:  $IR \leftarrow MDR$   
      $PC \leftarrow PC + 1$   
 T4:  $MAR \leftarrow bx$   
 T5:  $MDR \leftarrow [bx]$   
 T6:  $ax \leftarrow MDR$



(d) `MOV AX, [4000H]`T1 : `MAR ← PC.`T2 : `MDR ← memory content (instruction).`T3 : `IR ← MDR.`  
`PC ← PC + 1`T4 : `MAR ← IR [4000H].`T5 : `MDR ← [4000H]`T6 : `AX ← MDR`

Q45:

Ans →

DMA controller transfer 32 bits (4 byte).

input device transfer data =

9600 bytes per second.

CPU fetching &amp; executing instruction rate

= 2,000,000 ins per second.

1 instruction

 $= \frac{1}{2,000,000}$ 

CPU slow down rate = ?

input device transfer rate = 9600 bytes per second

1 byte =  $\frac{1}{9600}$  second.4 byte transfer time =  $4 * \frac{1}{9600}$  second.

CPU slow down time =

$$\frac{1/2,000,000}{4 * 1/9600} \times 100$$

$$= \frac{9600}{4 * 2,000,000} = 0.0012$$

$$\text{Ans} \rightarrow = 0.0012 \times 100$$

$$= 0.12\%$$

So, there will be 0.12% CPU slow down due to DMA activity.

Que 6 :-

Ans :-

(a) Direct mapped Cache.

Cache memory size = 16 KB.

Block size = 256 bytes.

Main memory size = 128 KB.


Let's assume, memory is Byte addressable.

$$\begin{aligned} 128 \text{ KB} &= 2^7 \times 2^{10} \text{ Bytes} \\ &= 2^{17} \text{ Bytes} \end{aligned}$$

NO. of bits in Physical Address = 17.

Name - Ashutosh Soni

Id - 2018UCP1505



$$\begin{aligned}\text{Block size} &= 256 \text{ Bytes} \\ &= 2^8 \text{ Bytes.}\end{aligned}$$

No. of Bits in block offset = 8.

No. of Bits in line Number =

Cache size / line size

$$= \frac{16 \text{ KB}}{256 \text{ Bytes}} = \frac{2^{14}}{2^8} = 2^6 \text{ lines}$$

No. of Bits in line NO = 6.

No. of bits in tag =

Total bits - line no Bits - offset (Block) Bits :

$$= 17 - (6 + 8)$$

$$= 17 - 14 = \underline{3 \text{ Bits}}$$

No. of bits in tag = 3

(ii) Tag directory size

$$= \text{No. of tags} \times \text{tag size}.$$

$$= \text{No. of line in cache} \times \text{No. of Bits in tag}$$

$$= 2^6 \times 3.$$

$$= 64 \times 3 = 192 \text{ Bits}.$$

$$\boxed{\text{Size of tag directory} = 192 \text{ bits}}$$

(b) fully Associative mapped cache.

$$\text{Total bits we found} = 17.$$

$$\text{and no. of bits in block offset} = 8.$$

$$(i) \text{ No. of bits} =$$

$$\text{Total bits} - \text{No. of bits in block offset}.$$

$$= 17 - 8 = 9 \text{ bits}.$$

$$\text{No. of lines} = \text{cache size} / \text{line size}.$$

$$= \frac{16 \text{ KB}}{256 \text{ Bytes}} = \frac{2^{14}}{2^8} = 2^6 \text{ lines}$$

(ii) Tag directory size.

$$= 2^6 \times 9$$

$$= 64 \times 9.$$

$$= 576 \text{ Bits}.$$

$$\boxed{\text{Size of tag directory} = 576 \text{ bits}}$$



Que 7:

Ans :-

### RISC

- 1) Fixed size Instruction as size is
- 2) here code size is large as it does not support complex Instructions
- 3) here a Instruction is executed in single clock pulse
- 4) It focuses on Software
- 5) It requires more number of Registers.
- 6) Used only Hardwired control unit

### CISC.

- 1) Multiple type Instruction so size may vary here of Instruction.
- 2) here code size is small as it supports complex Instructions.
- 3) here multiple clock pulse may required as, depending on Instruction Complexity.
- 4) It focuses on Hardware
- 5) Requires less number of registers.
- 6) Uses both Hardwired & micro programmed control unit.

Que 8

Ans :-&gt;

given,

gm. con.

main memory access time = 100 ns.

cache is 10 times faster than main memory.

Hit ratio for read request = 0.92.

85% Read request

write Request =  $100 - 85 = 15\%$ .

$$T_{avg} = \text{hit rate} * \text{time to access} \\ + (1 - \text{hit rate}) * \text{miss penalty.}$$

for read request.

$$T_{avg} = ~~0.85~~ (0.92 * 10 + 0.08 * 100)$$

$$~~0.85~~ = 9.2 + 8 = 17.2$$

let suppose hit ratio for

write request same  
as hit ratio of read request.

for write request

$$T_{avg} = 0.92 * 10 + (0.08 * 100) \\ = 10.2 + 8 = 18.2.$$

if 0 then

$$T_{avg} = ~~0.92~~ *$$

Total time avg.

$$= (0.85) * 17.2 + (0.15) * 18.2$$

$$= ~~28.8~~ 31 \text{ ns. Ans}$$

ques 3.

Ans: Restoring Division

$$8 = (1000)_2$$

$$4 = (0100)_2$$

$$-8 = (1000)_2$$

$$-4 = (1100)_2$$

	Accumulator	Dividend	Divisor	Operation
1	0000 0001 <u>1100</u> 1101 0001	1000 000-	0100	LS, sub m,  Restore
2	0010 <u>1100</u> 1110 0010	000-		LS, sub m,  Restore
3	0100 <u>1100</u> 0000	000- 0001		LS, sub m, 0
4	0000 <u>1100</u> 1100 <u>0000</u> Rem.	001- 0010 Quotient		LS, sub-m,  Restore

$$\text{Remainder} = (0000)_2 = 0$$

$$\text{Quotient} = (0010)_2 = 2$$

Name Ashutosh Soni  
Id-2018UCP1005

Ques 10

Ans :-

For MIPS usually 32 bits wide components of MIPS architecture.

- Memory.
- Other component of the data path
- Control Unit.

Major components of data path

- Program Counter (PC).
- Instruction Register (IR).
- Register file.
- Arithmetic logic unit (ALU).
- Memory.

Program Counter: - A sequence of machine instructions in the text segments.

Register that stores the address of next instruction to fetch.

- also known as Instruction Pointer

on MIPS each instruction is 32 bits long.

so  $PC + 4$  as  $32 \text{ bits} = 4$

Instruction Register :-

Register that holds the instruction currently being decoded.



Name - Ashutosh Soni

Id - 2018UCP1505

## Arithmetic & Logical Unit (ALU).

→ implement binary arithmetic operations & logical operations

Input.

- Operands -  $2 \times 32$  bits
- Operation - control signal

Output.


result -  $1 \times 64$  bits.

Status - Conditional signal.

## Control Unit

controls component of datapath to implement FDX cycle  
Fetch Decode.

- Inputs - Conditional signals
- Output - control signal.



Que 11:

(a) Micro Instruction format and Nano Programming.

Micro Instruction:

Micro is one symbolic representation of bits pattern. They consists of 128 bits and those bits are broken down into 30 functional fields, each of those fields consists of one or more bits and grouped in five major categories.

Nano Programming:

This is a microinstruction. It is in primary control-store memory, it then has the control signals generated for each microinstruction, using a secondary control store memory. The output word from the secondary memory is called Nano Instruction.

(b) Interrupt: It is a signal from a device attached to computer or from program within the computer, that requires operating system to figure out what to do next. Devices and programs occasionally need CPU services, but we can't predict when so the interaction with CPU each device or program is allowed to give interrupt.

The interrupt are of two types,

1) Hardware Interrupt: If a signal for the process or is from external device or hardware it is called Hardware Interrupt.

2) Software Interrupt : When an interrupt is caused by a special instruction in the instruction set or by an exception condition in the processor itself, then it is called a software interrupt.


### c) Full Adder.

A full adder is the adder which adds three inputs and produces the output sum and carry.



$$\text{Sum} = \text{cin} \oplus (A \oplus B)$$

$$\text{Carry} = AB + \text{cin} (A \oplus B)$$




### (d) Floatingpoint Number Representation


$$\pm \text{significant} \times \text{Base}^{\pm \text{exponent}}$$

Two Representation Techniques

① single precision (32 bits)



② Double precision (64 bits)



Normalization

$$1. \dots \times \text{Base}^{\pm \text{exponent}}$$

No more than 1 digit before decimal.



Name - Ashutosh Soni  
 Id - 2019UCP1505

Que 3.

Ans.

a) Using State Table Method.

Instructions.

T-states.	compare	jump	assign	compute
$T_1$	$Z_{c1}$	$Z_{j1}$	$Z_{a1}$	$Z_{cp1}$
$T_2$	$Z_{c2}$	$Z_{j2}$	$Z_{a2}$	$Z_{cp2}$
⋮				
$T_n$	$Z_{cn}$	$Z_{jn}$	$Z_{an}$	$Z_{cpn}$

$Z_c$  represent the control signals generated in the state  $T_1$  by instruction compare

b) Using Delay element method  
 flow chart

