

$\begin{array}{cccccccc} 127 & 63 & 31 & & & & & \\ 128 & 64 & 32 & 16 & 8 & 4 & 2 & 1 \\ \hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{array}$

①

↳ Repeated Addition →

+5 > multiply

$\boxed{8} \times 8 \rightarrow 8 \text{ steps}$

$$\begin{array}{l} 256 \\ \times 256 \end{array} \rightarrow 256 \text{ steps}$$

multiplier $\leftarrow \frac{0.011}{0.10}$

Traditional
method

[illegible]
$$= +15$$

How many?

How many? \rightarrow The number of partial product is equal to no. of bits in multiplier.

→ The answer will not exceed $(m+n)$ bits. $[4\text{-bit} + 4\text{bit}] = [8\text{ bit}]$

→ The partial product is either the multiplicand or the zero.


→ The multiplier will decide the ~~pro~~ partial product.

Array Multiplier

- We can directly map the multiplication process (traditional one) into a hardware design.
- The array of cells is used to generate partial products
- Only change is that instead of adding the partial product at end ~~every stage~~, it will be added at every stage.

③

→ Generating partial products requires just an AND gate.



⇒

→ Realization or implementation of ~~n-bit~~ adding n -bit partial product is not an easy task.

→ There will be n^2 partial products.

⊗


→ We will be needing some full adders at every step to add the current partial product & previous partial product.

Figure 10.1


Figure 10.1

$A_1 m_1$


(4)



A_3	A_2	A_1	A_0	
m_3	m_2	m_1	m_0	
$A_3 m_0$	$A_2 m_0$	$A_1 m_0$	$A_0 m_0$	
$A_3 m_1$	$A_2 m_1$	$A_1 m_1$	$A_0 m_1$	x
$A_3 m_2$	$A_2 m_2$	$A_1 m_2$	$A_0 m_2$	x
$A_3 m_3$	$A_2 m_3$	$A_1 m_3$	$A_0 m_3$	x



5



⑥

Performance Analysis of Array Multiplier

- It is extremely inefficient and requires very large amt. of hardware.
- n^2 multiplication cells for $n \times n$ multiplier circuit.
- It is very fast.

sequential Multiplier

7

→ At Every step, check the multiplier bit from LSB.

if bit is 1, the
pp is the multiplicand.

else
pp is zero.

→ Add all the partial products.

→ How many registers are required?
multiplicand, multiplier, partial
products, result (product)

→ We ~~require~~ will use one big
registers to store final output, which
will be used to store all
intermediate partial products also.
The register is the accumulator.

→ This will save the wastage due to
~~co~~ of taking multiple registers.

→ 4-bit register - multiplicand
4-bit " - multiplier
8-bit " - Accumulator

→ Initially the Accu. will have zero.

0000 0000

→ At every step, we will add the PP into the accu. and perform Right-shift (RS).

(+5) 0101
(+3) 0011

①

	0	1	0	1			
	0	1	0	1	X		
	0	0	0	0	X	X	
	0	0	0	0	X	X	X
<hr/>							
	0	0	0	1	1	1	1

✓

0000 0000

+ 0101

add

RS

0	1	0	1	0	0	0	0
0	0	1	0	1	0	0	0

+ 0101

add

RS

0	1	1	1	1	0	0	0
0	0	1	1	1	1	0	0

+ 0000

RS

0	0	0	1	1	1	1	0
---	---	---	---	---	---	---	---

+ 0000

RS

0	0	0	0	1	1	1	1
---	---	---	---	---	---	---	---

+ 15

