CUDA C/C++ BASICS

What is CUDA?

- CUDA Architecture
 - Expose GPU parallelism for general-purpose computing
 - Retain performance
- CUDA C/C++
 - Based on industry-standard C/C++
 - Small set of extensions to enable heterogeneous programming
 - Straightforward APIs to manage devices, memory etc.
- This session introduces CUDA C/C++

Introduction to CUDA C/C++

- What will you learn in this session?
 - Start from "Hello World!"
 - Write and launch CUDA C/C++ kernels
 - Manage GPU memory
 - Manage communication and synchronization

Prerequisites

You (probably) need experience with C or C++


You don't need GPU experience

 You don't need parallel programming experience

You don't need graphics experience

Why Are GPUs So Fast?

- GPU originally specialized for math-intensive, highly parallel computation
- So, more transistors can be devoted to data processing rather than data caching and flow control



- Commodity industry: provides economies of scale
- Competitive industry: fuels innovation




AMD



NVIDIA

GPU Computing: Think in Parallel

- Speedups of 8 x to 30x are quite common for certain class of applications
- The GPU is a data-parallel processor
 - Thousands of parallel threads
 - Thousands of data elements to process
 - All data processed by the same program
 - SPMD computation model
 - Contrast with task parallelism
- Best results when you "Think Data Parallel"
 - Design your algorithm for data-parallelism
 - Understand parallel algorithmic complexity and efficiency
 - Use data-parallel algorithmic primitives as building blocks



GPU Computing: Think in Parallel

Why Are GPUs So Fast?

- Optimized for structured parallel execution
 - Extensive ALU counts & Memory Bandwidth
 - Cooperative multi-threading hides latency
- Sometimes it's better to recompute than to cache
 - GPU spends its translators on ALUs, not memory
- Do more computation on the GPU to avoid costly data transfers

Even low parallelism computations can sometimes be faster than transferring back and forth to host

Glance at NVIDIA GPU's

- NVIDIA GPU Computing Architecture is a separate HW interface that can be plugged into the desktops / workstations / servers with little effort.
- G80 series GPUs /Tesla deliver FEW HUNDRED to TERAFLOPS on compiled parallel C applications



GeForce 8800



Tesla D870



Tesla S870

NVIDIA: CUDA – Data Parallelism


* To a CUDA Developer,

- The computing system consists of a host, which is a traditional central processing unit (CPU) such as Intel, AMD, IBM, multi-core architecture and one more devices, which are massively parallel processors equipped with a large number of arithmetic execution units.
- Computing depends upon the concept of *Data Parallelism* Image Processing, Video Frames, Aero dynamics, Bio-Informatics
- The concept of Data Parallelism is applied to typical matrix-matrix computation.

GPU Programming: Two Main Challenges

GPU Challenges with regard to Scientific Computing

- Challenge 1 : Programmability
- Example : Matrix Computations
 - To port an existing scientific application to a GPU
- GPU memory exists on the card itself
 - Must send matrix array
 - Send A, B, C to GPU
 - -Perform GPU-based computations on A,B, C
 - Read result C from GPU
- The user must focus considerable effort on optimizing performance by manually orchestrating data movement and managing thread level parallelism on GPU.




GPU Programming : Two Main Challenges

Challenge 2 : Accuracy

- Example: Non-Scientific Computation Video Games (Frames) (A single bit difference in a rendered pixel in a real-time graphics program may be discarded when generating subsequence frames)
- Scientific Computing : Single bit error Propagates overall error
- ❖ Past History: Most GPUs support single/double precision, 32 bit /64-bit floating point operation, - all GPUs have necessarily implemented the full IEEE Standard for Binary Floating-Point Arithmetic (IEEE 754)

Solution: GPU Computing – NVIDIA CUDA

- NEW: GPU Computing with CUDA
 - > CUDA = Compute Unified Driver Architecture
 - Co-designed hardware & software for direct GPU computing
- Hardware: fully general data-parallel architecture
 - General thread launch
 - Global load-store
 - Parallel data cache
- Software: program the GPU in C
 - Scalable data-parallel execution/ memory model
 - Scalar architecture
 - Integers, bit operations
 - Single / Double precision C with powerful extensions
 - CUDA 4.0 /CUDA 5.0



Compute Unified Device
Architecture Software Stack


GPU: Architecture

Several multiprocessors (MP), each with:

- several simple cores
- small shared memory

The threads executing in the same MP must execute the same instruction

Shared memory must be used to prevent the high latency of the global device memory




GPU Thread Organisation

Reflects the memory hierarchy of the device

All threads from a single block are executed in the same MP

Shared memory:

- Used for communication and synchronization of thread of the same block



NVIDA: CUDA - Quick terminology review

- CUDA is a development platform designed for writing and running general-purpose applications on the NVIDIA GPU
 - Similar to Graphics applications, CUDA applications can be accelerated by data-parallel computation of millions of threads.
- ❖ A thread here is an instance of a kernel, namely a program running on the GPU.
- ❖ GPU platform can be regarded as a single instruction, multiple data (SIMD) parallel machine rather than graphics hardware

CUDA PROGRAM STRCUTURE

- ❖ A CUDA program consists of one or more phases that are executed on either the host (CPU) or a device such as GPU.
 - The phases that exhibit little or no data parallelism are implemented in the host code.
 - The phases rich amount of data parallelism are implemented in the device code.
- ❖ A CUDA program is a unified source code encompassing both host and device code.
- The NVIDIA C Compiler (nvcc) separates the two during the compilation process. The host-code is straight ANSI C code
- The device code is written using ANSCI key-words for labeling data-parallel functions called kernels and their associated data structures.

CUDA PROGRAM STRCUTURE

The device code is complied by the *nvcc* and executed on a GPU device.

* About Kernel function:

- Generate a large number of threads to exploit parallelism
- In Matrix into Matrix Multiplication algorithm, the kernel that uses one thread to compute one element of output matrix P would generate 1,000,000 threads when it is invoked.

CONCEPTS

Heterogeneous Computing Blocks ;..... Threads Indexing Shared memory _syncthreads() Asynchronous operation Handling errors Managing devices

CONCEPTS

Heterogeneous Computing

Blocks

Threads

Indexing

Shared memory

__syncthreads()

Asynchronous operation

Handling errors

Managing devices

HELLO WORLD!

Heterogeneous Computing

- Terminology:
 - Host The CPU and its memory (host memory)
 - Device The GPU and its memory (device memory)







Device

Heterogeneous Computing


```
#include <iostream>
#include <algorithm>
using namespace std;
#define RADIUS 3
#define BLOCK_SIZE 16
__global__ void stencil_1d(int *in, int *out) {
    __shared__ int temp[BLOCK_SIZE + 2 * RADIUS];
        int gindex = threadldx.x + blockldx.x * blockDim.x;
        int lindex = threadIdx.x + RADIUS;
        temp[lindex] = in[gindex];
if (threadIdx.x < RADIUS) {
                temp[lindex - RADIUS] = in[gindex - RADIUS];
                 temp[lindex + BLOCK_SIZE] = in[gindex + BLOCK_SIZE];
        // Synchronize (ensure all the data is available)
         _syncthreads();
        // Apply the stencil
        int result = 0:
        for (int offset = -RADIUS ; offset <= RADIUS ; offset++)
                result += temp[lindex + offset];
        out[gindex] = result;
void fill_ints(int *x, int n) {
        fill n(x, n, 1):
int main(void) {
    int *in, *out;
                            // host copies of a, b, c
        int *d in. *d out:
                               // device copies of a. b. c
        int size = (N + 2*RADIUS) * sizeof(int);
        // Alloc space for host copies and setup values in = (int *)malloc(size); fill_ints(in, N + 2*RADIUS);
        out = (int *)malloc(size); fill_ints(out, N + 2*RADIUS);
        // Alloc space for device copies
        cudaMalloc((void **)&d_in, size);
        cudaMalloc((void **)&d_out, size);
        cudaMemcpy(d_in, in, size, cudaMemcpyHostToDevice);
        cudaMemcpy(d_out, out, size, cudaMemcpyHostToDevice);
        // Launch stencil 1d() kernel on GPLI
        stencil_1d<<<N/BLOCK_SIZE,BLOCK_SIZE>>>(d_in + RADIUS,
        // Copy result back to host
        cudaMemcpy(out, d_out, size, cudaMemcpyDeviceToHost);
        free(in); free(out);
        cudaFree(d_in); cudaFree(d_out);
        return 0:
```




Simple Processing Flow



Simple Processing Flow



Simple Processing Flow



Hello World!

```
int main(void) {
    printf("Hello World!\n");
    return 0;
}
```

- Standard C that runs on the host
- NVIDIA compiler (nvcc) can be used to compile programs with no device code

Output:

```
$ nvcc
hello_world.
cu
$ a.out
Hello World!
$
```

```
__global__ void mykernel(void) {

int main(void) {

   mykernel<<<1,1>>>();

   printf("Hello World!\n");

   return 0;
}
```

Two new syntactic elements...

```
__global__ void mykernel(void) {
}
```

- CUDA C/C++ keyword __global_ indicates a function that:
 - Runs on the device
 - Is called from host code
- nvcc separates source code into host and device components
 - Device functions (e.g. mykernel ()) processed by NVIDIA compiler
 - Host functions (e.g. main()) processed by standard host compiler
 - gcc, cl.exe

```
mykernel<<<1,1>>>();
```

- Triple angle brackets mark a call from host code to device code
 - Also called a "kernel launch"
 - We'll return to the parameters (1,1) in a moment

 That's all that is required to execute a function on the GPU!

```
__global__ void mykernel(void){
}

int main(void) {

    mykernel<<<1,1>>>();
    printf("Hello World!\n");
    hello.cu
    return 0;
}


Hello World!

$
```

 mykernel() does nothing, somewhat anticlimactic!

Parallel Programming in CUDA C/C++

- GPU computing is about massive parallelism!
- We need a more interesting example...
- We'll start by adding two integers and build up to vector addition



Addition on the Device

A simple kernel to add two integers

```
__global__ void add(int *a, int *b, int *c) {
    *c = *a + *b;
}
```

- As before __global__ is a CUDA C/C++ keyword meaning
 - add() will execute on the device
 - add() will be called from the host

Addition on the Device

Note that we use pointers for the variables

```
__global__ void add(int *a, int *b, int *c) {
    *c = *a + *b;
}
```

- add() runs on the device, so a, b and c must point to device memory
- We need to allocate memory on the GPU

Memory Management

- Host and device memory are separate entities
 - Device pointers point to GPU memory
 May be passed to/from host code
 May not be dereferenced in host code
 - Host pointers point to CPU memory
 May be passed to/from device code
 May not be dereferenced in device code






- Simple CUDA API for handling device memory
 - cudaMalloc(), cudaFree(), cudaMemcpy()
 - Similar to the C equivalents malloc(), free(), memcpy()

NVIDA: CUDA DEVICE MEMORIES & DATA TRANSFER

CUDA device memory model & data transfer




CUDAAPI functions for device global memory management

NVIDA: CUDA DEVICE MEMORIES & DATA TRANSFER

CUDA device memory model & data transfer

- cudaMemcpy()
 - Memory data transfer
 - Requires four parameters
 - Pointer to destination
 - Pointer to source
 - Number of bytes copied
 - Type of transfer
 - Host to Host
 - Host to Device
 - Device to Host
 - Device to Device
 - Transfer is asynchronous



CUDAAPI functions for data transfer between memories

NVIDIA: CUDA STRUCTURE

Device Memory & Data transfer

cudaMalloc() : Called from the host code to allocate a piece of global memory for an object.

```
float* Md
int size = Width * Width *sizeof(float);
cudaMalloc( (void**)&Md, size);
......
cudaFree(Md);
```

- 1. The first parameter of the cudaMalloc() function is the address of a pointer variable that must point to the allocated object after allocation
- 2. The second parameter of **cudaMalloc()** function gives size of the obejct to be allocated.
- 3. After the computation, **cudaFree()** is called with pointer **Md** as input to free the storage space for the Matrix from the device global memory.

NVIDA: CUDA STRUCTURE

Device Memory & Data transfer

```
CUDA Programming Environment: Two symbolic constants cudaMemcpy (Md, M, size, cudaMemcpyHostToDevice);
```

cudaMemcpy(P,Pd,size, cudaMemcpyDeviceToHost);
are predefined constants of the CUDA Programming Environment.

Note: The **cudaMemcpy()** function takes four parameters

- 1. The first parameter is a pointer destination location for the copy operation
- 2. The second parameter points to the source data object to be copied
- 3. The third parameter specifies the number of bytes to be copied
- 4. The fourth parameter indicates the types of memory involved in the copy: from the host memory to host memory; from host memory to device memory; from device memory to host memory

Addition on the Device: add()

Returning to our add() kernel

```
__global__ void add(int *a, int *b, int *c) {
    *c = *a + *b;
}
```

• Let's take a look at main()...

Addition on the Device: main()

```
int main(void) {
                         // host copies of a, b, c
      int a, b, c;
      int *d_a, *d_b, *d_c; // device copies of a, b, c
      int size = sizeof(int);
      // Allocate space for device copies of a, b, c
      cudaMalloc((void **)&d a, size);
      cudaMalloc((void **)&d b, size);
      cudaMalloc((void **)&d c, size);
      // Setup input values
      a = 2;
      b = 7;
```

Addition on the Device: main()

```
// Copy inputs to device
cudaMemcpy(d a, &a, size, cudaMemcpyHostToDevice);
cudaMemcpy(d b, &b, size, cudaMemcpyHostToDevice);
// Launch add() kernel on GPU
add<<<1,1>>>(d a, d b, d c);
// Copy result back to host
cudaMemcpy(&c, d c, size, cudaMemcpyDeviceToHost);
// Cleanup
cudaFree(d a); cudaFree(d b); cudaFree(d c);
return 0;
```

CONCEPTS

Heterogeneous Computing

Blocks

Threads

Indexing

Shared memory

__syncthreads()

Asynchronous operation

Handling errors

Managing devices

RUNNING IN PARALLEL

Moving to Parallel

- GPU computing is about massive parallelism
 - So how do we run code in parallel on the device?

```
add<<< 1, 1 >>>();


|
add<<< N, 1 >>>();
```

 Instead of executing add() once, execute N times in parallel

NVIDIA: KERNEL FUNCTIONS AND THREADING

A Thread block

- A thread block is a batch of threads that can co-operate with other by synchronizing their execution
 - For hazard-free shared memory accesses
- Efficiently sharing data through a low-latency shared memory
- Cooperation thread blocks Two threads from two different blocks can not cooperate




A multidimensional example of CUDA grid organization.

NVIDIA GPU Computing - CUDA Kernels and Threads

Thread Batching

- Kernel launches a grid of thread blocks
 - Threads within a block cooperate via shared memory
 - Threads within a block can synchronize
 - Threads in different blocks cannot cooperate
- ❖Allows programs to transparently scale to different GPUs



NVIDIA: CUDA THREAD ORGANIZATION

KERNEL FUNCTIONS AND THREADING

Organization of Threads in a grid - CUDA

- Threads in a grid are organized into a two-level hierarchy, as illustrated in figure (Refer earlier slide)
- At the top level, each grid consists of one or more thread blocks. All thread blocks in the same grid must have the same number of threads

Vector Addition on the Device

- With add() running in parallel we can do vector addition
- Terminology: each parallel invocation of add() is referred to as a block
 - The set of blocks is referred to as a grid
 - Each invocation can refer to its block index using blockIdx.x

```
__global__ void add(int *a, int *b, int *c) {
    c[blockIdx.x] = a[blockIdx.x] + b[blockIdx.x];
}
```

By using blockIdx.x to index into the array, each block handles
a different index

Vector Addition on the Device

```
__global__ void add(int *a, int *b, int *c) {
    c[blockIdx.x] = a[blockIdx.x] + b[blockIdx.x];
}
```

On the device, each block can execute in parallel:

```
Block 0 Block 1 Block 2 Block 3 c[0] = a[0] + b[0]; c[1] = a[1] + b[1]; c[2] = a[2] + b[2]; c[3] = a[3] + b[3];
```

Vector Addition on the Device: add()

Returning to our parallelized add() kernel

```
__global__ void add(int *a, int *b, int *c) {
    c[blockIdx.x] = a[blockIdx.x] + b[blockIdx.x];
}
```

Let's take a look at main()...

Vector Addition on the Device: main()

```
#define N 512
int main(void) {
                          // host copies of a, b, c
   int *a, *b, *c;
   int *d a, *d b, *d c; // device copies of a, b, c
   int size = N * sizeof(int);
   // Alloc space for device copies of a, b, c
   cudaMalloc((void **)&d a, size);
   cudaMalloc((void **)&d b, size);
   cudaMalloc((void **)&d c, size);
   // Alloc space for host copies of a, b, c and setup input values
   a = (int *)malloc(size); random ints(a, N);
   b = (int *)malloc(size); random ints(b, N);
   c = (int *)malloc(size);
```

Vector Addition on the Device: main()

```
// Copy inputs to device
cudaMemcpy(d a, a, size, cudaMemcpyHostToDevice);
cudaMemcpy(d b, b, size, cudaMemcpyHostToDevice);
// Launch add() kernel on GPU with N blocks
add <<< N, 1>>> (d a, d b, d c);
// Copy result back to host
cudaMemcpy(c, d c, size, cudaMemcpyDeviceToHost);
// Cleanup
free(a); free(b); free(c);
cudaFree(d a); cudaFree(d b); cudaFree(d c);
return 0;
```

Review (1 of 2)

- Difference between host and device
 - Host CPU
 - Device GPU
- Using __global__ to declare a function as device code
 - Executes on the device
 - Called from the host
- Passing parameters from host code to a device function

Review (2 of 2)

- Basic device memory management
 - cudaMalloc()
 - cudaMemcpy()
 - cudaFree()

- Launching parallel kernels
 - Launch N copies of add() with add<<< N,1>>> (...);
 - Use blockIdx.x to access block index

CONCEPTS

Heterogeneous Computing

Blocks

Threads

Indexing

Shared memory

__syncthreads()

Asynchronous operation

Handling errors

Managing devices

INTRODUCING THREADS

CUDA Threads

Terminology: a block can be split into parallel threads

 Let's change add() to use parallel threads instead of parallel blocks

```
__global__ void add(int *a, int *b, int *c) {
    c[threadIdx.x] = a[threadIdx.x] + b[threadIdx.x];
}
```

- We use threadIdx.x instead of blockIdx.x
- Need to make one change in main()...

Vector Addition Using Threads: main()

```
#define N 512
int main(void) {
   int *a, *b, *c;
                                         // host copies of a, b, c
    int *d a, *d b, *d c;  // device copies of a, b, c
    int size = N * sizeof(int);
    // Alloc space for device copies of a, b, c
    cudaMalloc((void **)&d a, size);
    cudaMalloc((void **)&d b, size);
    cudaMalloc((void **)&d c, size);
    // Alloc space for host copies of a, b, c and setup input values
    a = (int *)malloc(size); random ints(a, N);
   b = (int *)malloc(size); random ints(b, N);
   c = (int *)malloc(size);
```

Vector Addition Using Threads: main()

```
// Copy inputs to device
cudaMemcpy(d a, a, size, cudaMemcpyHostToDevice);
cudaMemcpy(d b, b, size, cudaMemcpyHostToDevice);
// Launch add() kernel on GPU with N threads
add <<<1,N>>> (d a, d b, d c);
// Copy result back to host
cudaMemcpy(c, d c, size, cudaMemcpyDeviceToHost);
// Cleanup
free(a); free(b); free(c);
cudaFree(d a); cudaFree(d b); cudaFree(d c);
return 0;
```

CONCEPTS Heterogeneous Computing Blocks Threads Indexing Shared memory __syncthreads() Asynchronous operation Handling errors

Managing devices

COMBINING THREADS AND BLOCKS

Combining Blocks and Threads

- We've seen parallel vector addition using:
 - Many blocks with one thread each
 - One block with many threads
- Let's adapt vector addition to use both blocks and threads
- Why? We'll come to that...
- First let's discuss data indexing...

Indexing Arrays with Blocks and Threads

- No longer as simple as using blockIdx.x and threadIdx.x
 - Consider indexing an array with one element per thread (8 threads/block)

```
threadIdx.x threadIdx.x threadIdx.x

0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7


blockIdx.x = 0 blockIdx.x = 1 blockIdx.x = 2 blockIdx.x = 3
```

 With M threads/block a unique index for each thread is given by:

```
int index = threadIdx.x + blockIdx.x * M;
```

Indexing Arrays: Example

Which thread will operate on the red element?



```
int index = threadIdx.x + blockIdx.x * M;
= 5 + 2 * 8;
= 21;
```

Vector Addition with Blocks and Threads

• Use the built-in variable blockDim.x for threads per block

```
int index = threadIdx.x + blockIdx.x * blockDim.x;
```

 Combined version of add() to use parallel threads and parallel blocks

```
__global__ void add(int *a, int *b, int *c) {
    int index = threadIdx.x + blockIdx.x * blockDim.x;
    c[index] = a[index] + b[index];
}
```

What changes need to be made in main()?

Addition with Blocks and Threads: main()

```
#define N (2048*2048)
#define THREADS PER BLOCK 512
int main(void) {
   int *a, *b, *c;
                                         // host copies of a, b, c
   int *d a, *d b, *d c;  // device copies of a, b, c
    int size = N * sizeof(int);
    // Alloc space for device copies of a, b, c
    cudaMalloc((void **)&d a, size);
    cudaMalloc((void **)&d b, size);
    cudaMalloc((void **)&d c, size);
    // Alloc space for host copies of a, b, c and setup input values
    a = (int *)malloc(size); random ints(a, N);
   b = (int *)malloc(size); random ints(b, N);
   c = (int *)malloc(size);
```

Addition with Blocks and Threads: main()

```
// Copy inputs to device
cudaMemcpy(d a, a, size, cudaMemcpyHostToDevice);
cudaMemcpy(d b, b, size, cudaMemcpyHostToDevice);
// Launch add() kernel on GPU
add<<<N/THREADS PER BLOCK, THREADS PER BLOCK>>>(d a, d b, d c);
// Copy result back to host
cudaMemcpy(c, d c, size, cudaMemcpyDeviceToHost);
// Cleanup
free(a); free(b); free(c);
cudaFree(d a); cudaFree(d b); cudaFree(d c);
return 0;
```

Handling Arbitrary Vector Sizes

- Typical problems are not friendly multiples of blockDim.x
- Avoid accessing beyond the end of the arrays:

```
__global__ void add(int *a, int *b, int *c, int n) {
    int index = threadIdx.x + blockIdx.x * blockDim.x;
    if (index < n)
        c[index] = a[index] + b[index];
}</pre>
```

Update the kernel launch:

```
add << (N + M-1) / M, M>>> (d_a, d_b, d_c, N);
```

Why Bother with Threads?

- Threads seem unnecessary
 - They add a level of complexity
 - What do we gain?
- Unlike parallel blocks, threads have mechanisms to:
 - Communicate
 - Synchronize
- To look closer, we need a new example...

CONCEPTS

Heterogeneous Computing

Blocks

Threads

Indexing

Shared memory

__syncthreads()

Asynchronous operation

Handling errors


Managing devices

COOPERATING THREADS

1D Stencil

- Consider applying a 1D stencil to a 1D array of elements
 - Each output element is the sum of input elements within a radius

• If radius is 3, then each output element is the sum of 7 input elements:



Implementing Within a Block

- Each thread processes one output element
 - blockDim.x elements per block

- Input elements are read several times
 - With radius 3, each input element is read seven times



Sharing Data Between Threads

 Terminology: within a block, threads share data via shared memory


Extremely fast on-chip memory, user-managed

Declare using __shared__, allocated per block

Data is not visible to threads in other blocks

Implementing With Shared Memory

- Cache data in shared memory
 - Read (blockDim.x + 2 * radius) input elements from global memory to shared memory
 - Compute blockDim.x output elements
 - Write blockDim.x output elements to global memory
 - Each block needs a halo of radius elements at each boundary



Stencil Kernel

```
global__ void stencil_ld(int *in, int *out) {
    _shared__ int temp[BLOCK_SIZE + 2 * RADIUS];
    int gindex = threadIdx.x + blockIdx.x * blockDim.x;
    int lindex = threadIdx.x + RADIUS;

// Read input elements into shared memory
temp[lindex] = in[gindex];
if (threadIdx.x < RADIUS) {
    temp[lindex - RADIUS] = in[gindex - RADIUS];
    temp[lindex + BLOCK_SIZE] =
        in[gindex + BLOCK_SIZE];
}</pre>
```

Stencil Kernel

```
// Apply the stencil
int result = 0;
for (int offset = -RADIUS ; offset <= RADIUS ; offset++)
  result += temp[lindex + offset];

// Store the result
out[gindex] = result;</pre>
```

Data Race!

- The stencil example will not work...
- Suppose thread 15 reads the halo before thread 0 has fetched it...

__syncthreads()

• void syncthreads();

- Synchronizes all threads within a block
 - Used to prevent RAW / WAR / WAW hazards

- All threads must reach the barrier
 - In conditional code, the condition must be uniform across the block

Stencil Kernel

```
global void stencil 1d(int *in, int *out) {
   shared int temp[BLOCK SIZE + 2 * RADIUS];
  int gindex = threadIdx.x + blockIdx.x * blockDim.x;
  int lindex = threadIdx.x + radius;
  // Read input elements into shared memory
  temp[lindex] = in[qindex];
  if (threadIdx.x < RADIUS) {</pre>
      temp[lindex - RADIUS] = in[gindex - RADIUS];
      temp[lindex + BLOCK SIZE] = in[gindex + BLOCK SIZE];
  // Synchronize (ensure all the data is available)
   syncthreads();
```

Stencil Kernel

```
// Apply the stencil
int result = 0;
for (int offset = -RADIUS ; offset <= RADIUS ; offset++)
    result += temp[lindex + offset];

// Store the result
out[gindex] = result;</pre>
```

Review (1 of 2)

- Launching parallel threads
 - Launch N blocks with M threads per block with kernel<<<N,M>>> (...);
 - Use blockIdx.x to access block index within grid
 - Use threadIdx.x to access thread index within block

Allocate elements to threads:

```
int index = threadIdx.x + blockIdx.x * blockDim.x
```

Review (2 of 2)

- Use <u>_shared</u> to declare a variable/array in shared memory
 - Data is shared between threads in a block
 - Not visible to threads in other blocks

- Use <u>__syncthreads()</u> as a barrier
 - Use to prevent data hazards

CONCEPTS

Heterogeneous Computing

Blocks

Threads

Indexing

Shared memory

__syncthreads()

Asynchronous operation

Handling errors

Managing devices

MANAGING THE DEVICE

Coordinating Host & Device

- Kernel launches are asynchronous
 - Control returns to the CPU immediately

CPU needs to synchronize before consuming the results

```
cudaMemcpy()

Blocks the CPU until the copy is complete
Copy begins when all preceding CUDA calls have
completed

cudaMemcpyAsync()

Asynchronous, does not block the CPU

cudaDeviceSynchro

Blocks the CPU until all preceding CUDA calls have
completed
```

Reporting Errors

- All CUDA API calls return an error code (cudaError t)
 - Error in the API call itselfOR
 - Error in an earlier asynchronous operation (e.g. kernel)
- Get the error code for the last error:

```
cudaError_t cudaGetLastError(void)
```

Get a string to describe the error:

```
char *cudaGetErrorString(cudaError_t)
```

```
printf("%s\n", cudaGetErrorString(cudaGetLastError()));
```

Device Management

Application can query and select GPUs

```
cudaGetDeviceCount(int *count)
cudaSetDevice(int device)
cudaGetDevice(int *device)
cudaGetDeviceProperties(cudaDeviceProp *prop, int device)
```

- Multiple threads can share a device
- A single thread can manage multiple devices

```
cudaSetDevice(i) to select current device
cudaMemcpy(...) for peer-to-peer copies<sup>†</sup>
```

Introduction to CUDA C/C++

- What have we learned?
 - Write and launch CUDA C/C++ kernels

```
__global__, blockIdx.x, threadIdx.x, <<<>>>
```

- Manage GPU memory
 - cudaMalloc(), cudaMemcpy(), cudaFree()
- Manage communication and synchronization
 - __shared__, __syncthreads()
 - cudaMemcpy() VS cudaMemcpyAsync(),
 cudaDeviceSynchronize()

IDs and Dimensions

- A kernel is launched as a grid of blocks of threads
 - blockIdx and threadIdx are 3D
 - We showed only one dimension (x)

Built-in variables:

- threadIdx
- blockIdx
- blockDim
- gridDim

