

Array Multiplier


- -> We can directly map the multiplication process (traditional one) into a hardware design.
- The array of cells is used to generate partial products
- -> Only change is that instead of adding the partial product at end every stage, it will be added at every stage.


-> Realization or implementation of metal adding no bit partial product is not an easy task.


-> There will be nº partial products.


The will be needing some full adders at every step to add the current partial product a previous partial product.

[Ceneral Care]









Performance Analysis of Array Multiplier

- -> It is extremely inefficient and requires very large amt. of hardware.
- > n' multiplication cells for nxn multiplier circuit.
- -> A It is very fast.

At Every step, check the multiplier
bit from LSB.

if bit is 1, the

pp is the multiplicand.

else

pp is zero.

-9 Add all the partial products.

- -> How many registers are required? multiplicant, multiplier, partial products, result (product)
- -> We registere will use one big registers to store finel output, which will be used to store all intermediate partial products also. The register is the accumulater.
- This will save the wastage due to se of taking multiple registers.
- -> 4-bit register multiplicand & 4-bit " - multiplier & 8-bit " - Accumalator

> Initially the Accu. will have zero.

0000 0000

-> At every step, we will add the pp into the accu. and perform Right-Shift (RS).

(+5) 0101 (+3) 0011

0101 0101 0000xx 00001111

