F	Ref				ArduinoIDE		SDK上の				雷源:	投入後	Arduin	no起動後	SDK起	動後		ピングルー	· プ		CXD5602	GG ピン機能		最大絶対定格		
Main Ext		LTE	ピン	回路図上の名前	上の名称	SDK上の名称	ピン番号	タイプ	dir	電圧	dir			初期値		期値	接続先	モード名		モード0	 モード1	モード2	モード3	電圧(V)	拡張ボード上の機能	説明
JP1			1	GND	_	-	_	Power	_	_	_	_	_	_	-	_	-	_	_	_	_	-	_			
JP1			2	UART2_TX	D01	PIN_UART2_TXD	67	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	-	Hi-Z	CXD5602GG	UART2	P1n	GPIO	UART2_TXD	-	GPIO	2.5		
JP1			3	UART2_RX	D00	PIN_UART2_RXD	68	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	UART2	P1n	GPIO	UART2_RXD	_	GPI0	2.5		
JP1 JP1			4	UART2_RTS UART2_CTS	D28 D27	PIN_UART2_RTS PIN_UART2_CTS	70 69	Digital	1/0	1.8	_	Hi-Z Hi-Z	_	Hi-Z Hi-Z		Hi-Z Hi-Z	CXD5602GG CXD5602GG	UART2 UART2	P1n P1n	GPIO GPIO	UART2_RTS UART2_CTS		GPIO GPIO	2.5		
JP1			6	I2S0_BCK	D27	PIN_UARTZ_CTS PIN_I2S0_BCK	93	Digital Digital	1/0	1.8	_	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG CXD5602GG	1280	P1n P1v	GPIO GPIO	I2S0_BCK	_	GPIO GPIO	2.5		
JP1			7	I2S0_LRCK	D25	PIN_I2S0_LRCK	94	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	12S0	P1v	GPIO	I2S0_LRCK	_	GPIO	2.5		
JP1			8	SPI5_CS_X	D24	PIN_SPI5_CS_X	76	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	-	Hi-Z	CXD5602GG	EMMCA	P1p	GPIO	EMMC_CMD	SPI5_CS_X	GPIO	2.5		
JP1			9	SPI5_SCK	D23	PIN_SPI5_SCK	75	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	EMMCA	P1p	GPIO	EMMC_CLK	SPI5_SCK	GPIO	2.5		
JP1			10	3.3V	_	_	_	Power	0	3.3	0	_	0	_	0	_	-		_	-	_	-	_			
JP1			11	1.8V	-		- 07	Power	0	1.8	0	-	0	-	0	-	-	- 05N 150 1N	- D1	-	- 05N 100 1N	-	_	0.5		
JP1 JP1			12	SEN_IRQ SEN_AIN4	D22 A2	PIN_SEN_IRQ_IN LPADC2	37	Digital Analog	1/0	$\frac{1.8}{\sim 0.7}$	_ 	Hi-Z –	_ 	Hi-Z –	-	Hi-Z	CXD5602GG CXD5602GG	SEN_IRQ_IN	P1e _	GPIO _	SEN_IRQ_IN _	_		2.5		
JP2			1	XRST		(SPR_RST_X)	_	Digital	0	1.8	_	Low	0	High	0	High	CXD5602GG	_	_	_	_	_	_	1.03		
JP2			2	1.8V	_	-	_	Power	0	1.8	0	_	0	-	0	_	-	_	_	_	_	-	_			
JP2			3	3.7V(4.0V)	_	-	_	Power	1/0	3.6-4.4	0	_	0	_	0	_	-	_	_	-	-	-	_	7		
JP2			4	GPIO	D21	PIN_EMMC_DATA3	80	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	-	Hi-Z	CXD5602GG	ЕММСВ	P1q	GPI0	EMMC_DATA3	-	GPIO	2.5		
JP2			5	GPIO	D20	PIN_EMMC_DATA2	79	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	EMMCB	P1q	GPIO	EMMC_DATA2	_	GPIO	2.5		
JP2			6	I2SO_DATA_IN	D19	PIN_I2SO_DATA_IN	95	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	12S0	P1v	GPIO OPIO	I2SO_DATA_OUT	_	GPIO OPIO	2.5		
JP2 JP2			/ Q	12S0_DATA_OUT	D18	PIN_I2S0_DATA_OUT PIN_SPI5_MISO	96 78	Digital Digital	1/0	1.8	_	Hi-Z Hi-Z	_	Hi-Z		Hi-Z Hi-Z	CXD5602GG CXD5602GG	I2S0 EMMCA	P1v P1n	GPIO GPIO	I2SO_DATA_OUT	SPI5 MISO	GPIO GPIO	2.5		
JP2 JP2			9	SPR_SPI5_MISO SPR_SPI5_MOSI	D17	PIN_SPI5_MISO PIN_SPI5_MOSI	78	Digital Digital	1/0	1.8	_	HI-Z Hi-Z	_	Hi-Z Hi-Z			CXD5602GG CXD5602GG	EMMCA	P1p P1p	GPIO GPIO	EMMC_DATA1 EMMC_DATA0	SPI5_MISO SPI5_MOSI	GPIO GPIO	2.5		
JP2			10	GND	-		_	Power	-		_	-	_	-	_	- <u>-</u>	-	–	-	-	-	-	-	2.0		
JP2			11	I2C0_SCL	D15	PIN_I2C0_BCK	44	Digital	1/0	1.8	_	High		High	ı	High	CXD5602GG	I2C0	P1j	GPIO	I2C0_BCK	_	_	2.5		
JP2			12	I2C0_SDA	D14	PIN_I2C0_BDT	45	Digital	1/0	1.8	_	High	l	High	I	High	CXD5602GG	I2C0	P1j	GPIO	I2C0_BDT	_	_	2.5		
JP2			13	SEN_AIN5	A3	LPADC3	_	Analog	I	~0.7		_	I	_	ı	_	CXD5602GG	_	-	_	-	-	_	1.05		
CN5	CN1		1	MCLK	_	-	_	Digital	0	1.8	_	_	Ο	Hi-Z	0	Hi-Z	26MHz TCXO		_	_	_	_	_	2.5		
CN5	CN1		2	GND	_	DIN CDIO MICO	- 20	Power	-	1 0	_	— —	_	— U: «b	_	— Ц:«h	- CYDE603CC	-	- D17	GPIO	- 12C2 PDT	- CDIO MICO	- CDIO	2.5		
CN5 CN5	CN1 CN1		4	I2C_SDA I2C_SCL		PIN_SPI0_MISO PIN_SPI0_MOSI	19	Digital Digital	1/0	1.8	_	High High	_	High High		High High	CXD5602GG CXD5602GG	12C2 12C2	P17 P17	GPIO GPIO	I2C2_BDT I2C2_BCK	SPI0_MISO SPI0_MOSI	GPIO GPIO	2.5		
CN5	CN1		5	XRS	D35	PIN_SDIO_DIR1_3	91	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	SDIOC	P1t	GPIO	SDIO_DIR1_3	GPIO	GPIO	2.5		
CN5	CN1		6	PWDN	D34	PIN_SDIO_DIR0	90	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	-	Hi-Z	CXD5602GG	SDIOC	P1t	GPIO	SDIO_DIR0	GPIO	GPIO	2.5		
CN5	CN1		7	LDO_EN	_	(ACP_GPO4)	_	Digital	0	3.6-4.4	0	Hi-Z	0	Low	0	Low	CXD5247GF	_	_	_	_	-	_			
CN5	CN1		8	VDD_3.7V	_	_	_	Power	0	3.6-4.4	0	_	Ο	_	0	_	-	_	_	_	_	_	_			
CN5	CN1		9	IS_DATA6	_	PIN_IS_DATA4	63	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	1	_	CXD5602GG	IS	P1m	GPIO OPIO	IS_DATA4	GPIO	GPIO GPIO	2.5		
CN5 CN5	CN1 CN1		10	IS_DATA6 IS_DATA0		PIN_IS_DATA6 PIN_IS_DATA0	65 59	Digital Digital	1/0	1.8	_	Hi-Z Hi-Z		Hi-Z Hi-Z	1		CXD5602GG CXD5602GG	IS IS	P1m P1m	GPIO GPIO	IS_DATA6 IS_DATA0	GPIO GPIO	GPIO GPIO	2.5		
CN5	CN1		12	IS_DATA0	_	PIN_IS_DATA7	66	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	'	_	CXD5602GG	IS	P1m	GPIO	IS_DATA0	GPIO GPIO	GPIO	2.5		
CN5	CN1		13	IS_DATA5	_	PIN_IS_DATA5	64	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	ı	_	CXD5602GG	IS	P1m	GPIO	IS_DATA5	GPIO	GPIO	2.5		
CN5	CN1		14	IS_DATA2	-	PIN_IS_DATA2	61	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	ı	_	CXD5602GG	IS	P1m	GPIO	IS_DATA2	GPIO	GPIO	2.5		
CN5	CN1		15	IS_HSYNC	_	PIN_IS_HSYNC	58	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	I	_	CXD5602GG	IS	P1m	GPIO	IS_HSYNC	GPIO	GPIO	2.5		
CN5	CN1		16	IS_DATA3	_	PIN_IS_DATA3	62	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	ı	_	CXD5602GG	IS	P1m	GPIO	IS_DATA3	GPIO	GPIO	2.5		
CN5	CN1		17	IS_VSYNC	_	PIN_IS_VSYNC	57	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	1	_	CXD5602GG	IS	P1m	GPIO GPIO	IS_VSYNC	GPIO	GPIO GPIO	2.5		
CN5 CN5	CN1 CN1		18	IS_DATA1 GND		PIN_IS_DATA1	60	Digital Power	1/0	1.8	_	Hi-Z	_	Hi-Z –	_	_	CXD5602GG	IS 	P1m _	GPIO –	IS_DATA1	GPIO –	GPIO _	2.5		
CN5	CN1		20	IS_CLK	_	PIN_IS_CLK	56	Digital		1.8		_	ı	_	1	_	CXD5602GG	IS	P1m	GPIO	IS_CLK	GPIO	GPIO	2.5		
CN4[L] CN4[L]		CN4[L]	1	3.3V_AU	_	-	-	Power	0	3.3	1	_	ı	_	ı	_	-		_	-	-	-	_			
CN4[L] CN4[L]		CN4[L]	3	3.3V_AU	_	-		Power	0	3.3	I			_	I	_	_	_	_	_	_	_	_			
CN4[L] CN4[L]		CN4[L]	5	ACP_MICA	_	-	_	Analog	I	_	I	_	I	_	I	_	CXD5247GF	_	_	_	-	-	_			
CN4[L] CN4[L]		CN4[L]	7	ACP_MICB	_	_	_	Analog		_		_	<u> </u>	_	1	_	CXD5247GF	_	_	_	_	-	_			
CN4[L] CN4[L]		CN4[L]	9	ACP_MICC	_		_	Analog				_	<u> </u>	_		_	CXD5247GF		_		_	_				
CN4[L] CN4[L] CN4[L]		CN4[L]	13	ACP_MICD ACP_MICBIASA		_		Analog Analog	0	2	0	_	<u> </u>	_	0	_	CXD5247GF CXD5247GF					_				
CN4[L] CN4[L]		CN4[L]	15	ACP_MICBIASA ACP_MICBIASB	_	_	_	Analog	0	2	0	_	0	_	0	_	CXD5247GF CXD5247GF		_	_	_					
CN4[L] CN4[L]		CN4[L]	17	AGND_MIC	_	_	_	Power	_		_	_	_	_	_	_	-	_	_	_	_	-	_			
CN4[L] CN4[L]		CN4[L]	19	SPR_I2C0_SCL	D15	PIN_I2C0_BCK	44	Digital	1/0	1.8	_	High	l	High	ı	High	CXD5602GG	12C0	P1j	GPIO	I2C0_BCK	_	_	2.5		
CN4[L] CN4[L]		CN4[L]	21	SPR_I2C0_SDA	D14	PIN_I2C0_BDT	45	Digital	1/0	1.8	_	High	1	High		High	CXD5602GG	12C0	P1j	GPIO	I2C0_BDT	-	_	2.5		
CN4[L] CN4[L]		CN4[L]	23	SPR_SPI4_SCK	D13	PIN_SPI4_SCK	72	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	SPI4	P1o	GPIO OPIO	SPI4_SCK	_	GPIO OPIO	2.5		
CN4[L] CN4[L]		CN4[L]	25	SPR_SPI4_MISO	D12	PIN_SPI4_MISO	74	Digital	1/0	1.8		Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	SPI4	P10	GPIO	SPI4_MISO	_	GPIO GPIO	2.5		
CN4[L] CN4[L] CN4[L]		CN4[L]	29	SPR_SPI4_MOSI SPR_SPI4_CS_X	D11 D10	PIN_SPI4_MOSI PIN_SPI4_CS_X	71	Digital Digital	1/0	1.8	_	Hi-Z Hi-Z	_	Hi-Z Hi-Z		Hi-Z Hi-Z	CXD5602GG CXD5602GG	SPI4 SPI4	P1o P1o	GPIO GPIO	SPI4_MOSI SPI4_CS_X	_	GPIO GPIO	2.5		
CN4[L] CN4[L]		CN4[L]	31	SPR_PWM2	D10	PIN_SPI4_C3_X PIN_PWM2	48	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG CXD5602GG	PWMB	P10	GPIO GPIO	PWM2	I2C1_BCK	— GP10 —	2.5		
CN4[L] CN4[L]		CN4[L]	33	SPR_I2S0_LRCK	D25	PIN_I2S0_LRCK	94	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	1280	P1v	GPIO	I2S0_LRCK	- -	GPIO	2.5		
CN4[L] CN4[L]		CN4[L]	35	GND	_			Power	_	_	_			_	_	_	_	_		_	_	_	_			
CN4[L] CN4[L]		CN4[L]	37	SPR_I2S0_DATA_OUT	D18	PIN_I2SO_DATA_OUT	96	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z	-	Hi-Z	CXD5602GG	12S0	P1v	GPIO	I2S0_DATA_OUT	-	GPIO	2.5		
CN4[L] CN4[L]		CN4[L]	39	SPR_PWM0	D06	PIN_PWM0	46	Digital	1/0	1.8	-	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	PWMA	P1k	GPIO	PWM0	-	_	2.5		
CN4[L] CN4[L]		CN4[L]	41	SPR_PWM1	D05	PIN_PWM1	47	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	PWMA	P1k	GPIO OPIO	PWM1	GPI0	-	2.5		
CN4[L] CN4[L]		CN4[L]	43	SPR_I2SO_DATA_IN	D19	PIN_I2SO_DATA_IN	95	Digital	1/0	1.8	_	Hi-Z	_	Hi-Z ⊔: 7		Hi-Z	CXD5602GG	12S0	P1v	GPIO	I2SO_DATA_IN	- 1201 PDT	GPIO	2.5		
CN4[L] CN4[L] CN4[L]		CN4[L]	45 47	SPR_PWM3	D03	PIN_PWM3	49	Digital Digital	1/0	1.8	_	Hi-Z		Hi-Z		Hi-Z	CXD5602GG	PWMB I2S0	P1I P1v	GPIO GPIO	PWM3	I2C1_BDT	GPIO	2.5		
CIN4[L] CIN4[L]		UN4[L]	41	SPR_I2S0_BCK	DZ0	PIN_I2S0_BCK	33	Digital	I/ U	T.Q		ı 11-Z	_	171-∠	_	ı 11-L	CXD5602GG	1230	LIV	GPIU	I2S0_BCK		GEIU	2.5		

Column C	CN4[L] CN4[l	L]	CN4[L] 49	SPR_UART2_TX	D01	PIN_UART2_TX	67 Digital	1/0	1.8	_ [Hi-Z –	Hi-Z	_ [Hi-Z	CXD5602GG	UART2	P1n	GPIO	UART2_TX	_	GPIO	2.5	
The column The								1/0		_			_						_	_			
Mathematical Math	CN4[L] CN4[I	L]	CN4[L] 53	SPR_UART2_RTS	D28	PIN_UART2_RTS	70 Digital	1/0	1.8	_	Hi-Z –	Hi-Z	_	Hi-Z	CXD5602GG	UART2	P1n	GPIO	UART2_RTS	_	GPIO	2.5	
March Marc	CN4[L] CN4[I	L]	CN4[L] 55	SPR_UART2_CTS	D27	PIN_UART2_CTS	69 Digital	1/0	1.8	_	Hi-Z –	Hi-Z	_	Hi-Z	CXD5602GG	UART2	P1n	GPIO	UART2_CTS	_	GPI0	2.5	
March Marc				+			75 Digital	1/0		_			_	Hi-Z			P1p						
Second Column C				+				1/0		_			_				· ·						
Part								1/0	-	_			_										
The column The								1/0		_			_							_			
March Marc								1/0		_			_						_				
Mar. Color								-		_		_	_				— —			_			
Mary Column Col					D43	PIN_SPI2_SCK	28 Digital	1/0	1.8	_	Hi-Z –	Hi-Z	_	Hi-Z	CXD5602GG	SPI2A	P00	GPIO	SPI2_SCK	UART0_RXD	I2C3_BDT	2.5	
	CN4[L] CN4[I	L]	CN4[L] 73	SPR_SPI2_MISO	D08	PIN_SPI2_MISO	30 Digital	1/0	1.8	-	Hi-Z –	Hi-Z	_	Hi-Z	CXD5602GG	SPI2B	P01	GPIO	SPI2_MISO	UART0_RTS	GPIO	2.5	
The color	CN4[L] CN4[I	L]	CN4[L] 75	SPR_SPI2_MOSI	D04	PIN_SPI2_MOSI	29 Digital	1/0	1.8	_	Hi-Z –	Hi-Z	_	Hi-Z	CXD5602GG	SPI2B	P01	GPIO	SPI2_MOSI	UART0_CTS	GPIO	2.5	
Part Col.	CN4[L] CN4[I	L]	CN4[L] 77	SPR_SPI2_CS_X	D42	PIN_SPI2_CS_X	27 Digital	1/0	1.8	_	Hi-Z –	Hi-Z	_	Hi-Z	CXD5602GG	SPI2A	P00	GPIO	SPI2_CS_X	UART0_TXD	I2C3_BCK	2.5	
Section Control Cont								0	-	0		_	0	_									
								1/0		_			0	_									
Mart								1/0		_			0				+						
Carl								1/0	+	_			0										
Carl								1/0		_			0	_									
Sect		_			_			1/0		_			0	_									
The Color		_			_			1/0		_		Hi-Z	0			SDIOA		GPIO	_	GPIO	GPIO		
Sect	CN4[L] CN4[l	L]	CN4[L] 95	GND			– Power	_	_	_			_	_			_	_		_			
Sect Color					D37	PIN_SDIO_WP	88 Digital	1/0	1.8	_	Hi-Z –	Hi-Z	-	Hi-Z	CXD5602GG	SDIOB	P1s	GPIO	SDIO_WP	GPIO	GPIO	2.5	
Color Colo					_	_	– Power	_	_	_		_	_	_	_	_	_	_	_	_	_		
Column C								1/0	5	0		-	0				_					6	
Sect Confect								1/0	5	O		- 11: 7	O				_					6	
March Marc								0	+	_		+	_										
Part Carlo								0		_		+	_				_						
Fig. Control								0		_		+	_				_	_	_				
Fig. Control					_	_		_		_		_	_			_	_	_	_	_	_		
Section Control Cont				SPR_SWDIO	_	_	– Digital	1/0	1.8	_	Hi-Z –	Hi-Z	_	Hi-Z	CXD5602GG	_	_	_	_	_	_	2.5	
Sect Control	CN4[R] CN4[I	R]	CN4[R] 18	SPR_SWDCLK	_	_	– Digital	I	1.8	I	Hi-Z I	Hi-Z	I	Hi-Z	CXD5602GG	_	_	_	_	_	_	2.5	
Carlon C					_	_	– Digital	0	1.8	0	Hi-Z O	Hi-Z	0	Hi-Z		_	_	_	_	_	-		
Column C	CN4[R] CN4[I	R]	CN4[R] 22	XRS_PWON	_	-	– Power	1/0	3.3	1/0	Low I/O	Low	1/0	Low	CXD5247GF	_	_	_	-	_		7	
Carlo Carl	CN4[R] CN4[I	R]	CN4[R] 24	SPR_GNSS_1PPS_OUT	D44	PIN_GNSS_1PPS_OUT	6 Digital	1/0	1.8	_	Hi-Z –	Hi-Z	_	Hi-Z	CXD5602GG	GNSS_1PPS_OUT	P14	GPIO	GNSS_1PPS_OUT	CPU_WDT		2.5	
Config C	CNA[D] CNA[I	ρì	CNA[D] 26	SDD SEN IDO IN	D22	DINI SEN IDO IN	27 Digital	1/0	1 0	_	⊔: 7 _	⊔: 7	_	⊔i 7	CYD5602CC	SEN IDO IN	D10	CENTIDO IN	SEN IDO IN	SEN IDO IN		2.5	
Course C	CN4[R] CN4[I	K]	CN4[R] Zo	SPR_SEN_IRQ_IN	DZZ	PIN_SEN_IRQ_IN	37 Digital	1/0	1.8	_	ПІ-Д —	HI-Z	_	HI-Z	CXD5602GG	SEN_IRQ_IN	Pie	SEN_IRQ_IN	SEN_IRQ_IN			2.3	
CAMERIC CAME	CN4[R] CN4[I	R]	CN4[R] 28	SPR_HIF_IRQ_OUT	D02	PIN_HIF_IRQ_OUT	31 Digital	1/0	1.8	_	Hi-Z –	Hi-Z	_	Hi-Z	CXD5602GG	HIFIRQ	P02	GPIO	HIF_IRQ_OUT		GNSS_1PPS_OUT	2.5	
Carlo Carl	CN4[R] CN4[I	R]	CN4[R] 30	GND	_	_	– Power	_	_	_		_	_	_	_	_	_	_	_		_		
Column C				SPR_RST_X	_	-	– Digital	0	1.8	_	Low O	High	0	High	CXD5602GG	_	_	-	_	_	_		
CHIRD CHIRD CHIRD CHIRD SS SPRICE AND AL IFACO CHIRD	CNA[B] CNA[I	ρì	CNN[B] 34	CDB VD CIK	D40	DIN AD CLK	5 Digital	1/0	1 Q	_	Ы <u>.</u> .7 –	Hi_7	_	Hi_7	CXD5602GG	AD CLK	D13	GPIO	VD CIK	DMII W/DT	PMU_WDT	2.5	
CHIN CHIN CHIN CHIN SPECIAL AND					D40		J Digital	1/ 0			111-2	111-2		111-2		AI _OLK	115	di io	AI _OLK	1 1010_001	(Open Drain)		
CMMR	CN4[R] CN4[I	R]	CN4[R] 36					I		I	- I	_	I	_		_	_	_	_	_	_		
CAMIR CAMI											- I	-		_		_	_	_	_	_	_		
CAMIR CAMI										1	_												
CV-FR CV-F											_		<u>'</u>					_					
CM/R CM/R CM/R CM/R CM/R SP SPR								 		·	- '	_	·	_			_	_					
CAMERIC CAME								_		_		 	_	_		_	_	_	_	_	_		
CAMIR CAMIR CAMIR CAMIR S4 SPR. SPI3 SCK D29 PIN SPI3 SCK 41 Digital VO 1.8 - Hi-Z - Hi-Z CAMIR CAMIR CAMIR CAMIR S6 SPR. SPI3 MISO D30 PIN SPI3 SCK 41 Digital VO 1.8 - Hi-Z - Hi-Z CAMIR CAMIR CAMIR CAMIR S6 SPR. SPI3 MISO D30 PIN SPI3 MISO 43 Digital VO 1.8 - Hi-Z - Hi-Z CAMIR CAM				SPR_SPI3_CS1_X	D07	PIN_SPI3_CS1_X	39 Digital	1/0	1.8		Hi-Z –	Hi-Z		Hi-Z	CXD5602GG	SPI3_CS1_X	P1g	GPIO	SPI3_CS1_X			2.5	
CNAIR CNAI					D31		42 Digital	1/0	1.8	_	Hi-Z –	Hi-Z	-	Hi-Z			P1i	GPIO		_	-	2.5	
CNAIR CNAIR CNAIR CNAIR CNAIR SPR_SPI3_CSO_X D32 PIN_SPI3_CSO_X 38 Digital 1/0 1.8 - Hi-Z - Hi-Z - Hi-Z - Hi-Z - Hi-Z CND5602GG SPI3_CSO_X PI1 GPI0 SPI3_CSO_X - - 2.5 CNAIR C								1/0	-	_			-]				1			_	_		
CN4[R CN4[R CN4[R CN4[R CN4[R] 60 SPR.RTC_IRQ_OUT D41 PIN_RTC_IRQ_OUT 4 Digital I/O 1.8 Fin_Fin_Fin_Fin_Fin_Fin_Fin_Fin_Fin_Fin_								1/0		_			_							_	_		
CN4[R] C	CN4[R] CN4[I	K]	CN4[R] 58	SPR_SPI3_CS0_X	D32	PIN_SPI3_CS0_X	38 Digital	1/0	1.8		Hi-∠ –	Hi-Z	_	Hi-Z	CXD5602GG	SPI3_CS0_X	P1f	GPI0	SPI3_CS0_X		_	2.5	
CN4[R] CN4[R] CN4[R] 64 SPR_USB_DP Analog I/O 3.3 CXD5602GG 5.25 SACTION STATE OF					D41	PIN_RTC_IRQ_OUT	4 Digital	1/0	1.8	_	Hi-Z –	Hi-Z	_	Hi-Z	CXD5602GG	RTC_IRQ_OUT	P12	GPI0	RTC_IRQ_OUT		GPIO	2.5	
CN4[R] CN4[R] CN4[R] CN4[R] 66 SPR_GPS_EXTLD D39 PIN_HIF_GPIO0 32 Digital I/O 1.8 - Hi-Z -					_	_		1/0	+	-		_	_	_			_	_	_	_	_		
CN4[R] C								1/0		_		-	_	-			-						
CN4[R CN4[R] CN4[R CN4[R CN4[R CN4[R CN4[R CN4[R CN4[R CN4[R CN4[R]] CN4[R]] CN4[R]] CN4[R] CN4[_	1/0		_	HI-Z –	HI-Z	_				P03				_	Z.5	
CN4[R] CN4[R] CN4[R] CN4[R] 72 ACP_GPO6 - - - Digital O 3.6-4.4 O Hi-Z O Low O Low CXD5247GF - - - - - - - - -								_		_		1 014	_ 				-						
CN4[R] CN4[R] CN4[R] 74 ACP_GPO7 Digital O 3.6-4.4 O Hi-Z O Low O Low CXD5247GF CN4[R] CN4[R] CN4[R] CN4[R] 76 ACP_VSYS Power I/O 3.6-4.4 I/O - I/O - I/O - I/O - I/O - I/O								0		0			0				_	_	_	_		ヘッドフォンミュート	Lowでミュート
CN4[R] CN4[R] 76 ACP_VSYS - - Power I/O 3.6-4.4 I/O -								0	-	0		.	0				_	_	_	_		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	'
CN4[R] CN4[R] VN4[R] ROMER CN4[R] ROMER CN4[_	_		1/0		1/0		_	1/0	_		_	_	_	_	_	_	7	
CN4[R] CN4[R] 82 SPR_SDIO_CD D36 PIN_SDIO_CD 87 Digital I/O 1.8 - Hi-Z I High CXD5602GG SDIOB P1s GPIO SDIO_CD GPIO 2.5		R]		ACP_VSYS		_	– Power	1/0	3.6-4.4	1/0	- I/O	_	1/0	_				_	_	_	_	7	
							- Power	_		_		_	_	_			_						
CN4[R] CN4[R] 84 SPR_12C2_SDA - PIN_SPI0_MISO 20 Digital I/O 1.8 - High High CXD5602GG SPI0B P17 GPI0 12C2_BDT SPI0_MISO - 2.5								1/0		_			1										
	CN4[R] CN4[I	R]	CN4[R] 84	SPR_I2C2_SDA	_	PIN_SPI0_MISO	20 Digital	1/0	1.8	_	High –	High	I	High	CXD5602GG	SPI0B	P17	GPIO	I2C2_BDT	SPI0_MISO	_	2.5	

CN4[D]	CN4[R]	CNI4[D] C	26	CDD 1303 COI		DIN CDIO MOCI	10	Digital	1/0 1.0		Hirda	1/0		1	الازمام	CXD5602GG	SPI0B	D17	GPIO	12C2 BCK	CDIO MOCI	_	2.5	T	
CN4[R]		<u> </u>	36	SPR_I2C2_SCL		PIN_SPI0_MOSI	19	Digital	1/0 1.8	_	High	1/0	- 11: 7	0				P17		I2C2_BCK	SPI0_MOSI		2.5		
CN4[R]	CN4[R]		38	ACP_GPO0		_	_	Digital	0 3.6-4.4		Hi-Z	0	Hi-Z	0	Hi-Z	CXD5247GF	_		_	_	_	_			
CN4[R]	CN4[R]	CN4[R] 9	90	ACP_GPO1	_	_	_	Digital	O 3.6-4.4	0	Hi-Z	0	Low	0	Low	CXD5247GF	_	_	_	_	_	_		オーディオ3.3V出力	Highで出力
CN4[R]	CN4[R]	CN4[R] 9	92	ACP_GPO2	_	_	_	Digital	O 3.6-4.4	0	Hi-Z	0	Low	0	Low	CXD5247GF	_	_	_	_	_	_		LTE用電源出力	 Highで出力
OTT [IT]	0,1,1(1)	0111[11]		7.01 _di				218/64	0.0 1.1	J			2011	J	2011	5715 02 17 GT								(LTE拡張ボードのみ)	тиви с щуу
																								メインボード側からの	
CN4[R]	CN4[R]	CN4[R] 9	94	ACP_GPO3	_	-	_	Digital	O 3.6-4.4	Ο	Hi-Z	Ο	Low	0	Low	CXD5247GF	_	_	_	_	_	_		LTE用電源出力	Highで出力
																								(LTE拡張ボードのみ)	
CN4[R]	CN4[R]	CN4[R] 9	96	SWOCLK	_	_	_	Digital	O 1.8	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	_	_	_	_	_	_	2.5		
CN4[R]	CN4[R]	 	98	SWO		_	_	Digital	0 1.8	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	_		_	_	_	_	2.5		
									0 1.8					-	111-2	CADSOUZAG							2.3		
CN4[R]	CN4[R]	CN4[R] 1	00	GND		_	_	Power		_	_	_	_		_	_	_		_	_	_	_			
	JP3		1	NC	_	_	_	_		_	_	_	_	_	_		_	_	_	_	_	_			
	JP3		2	VDD_LVS	_	-	_	Power	O 5/3.3	0	_	0	_	0	_	_	_	_	_	_	_	_			
	JP3		3	XRS_PWON	_	_	_	Digital	1/0 3.3	1/0	_	1/0	-	1/0	_	_	_	_	_	_	_	_	7		
	JP3		4	3.3V	_	_	_	Power	O 3.3	Ο	_	Ο	-	Ο	_	_	_	_	_	_	_	_			
	JP3		5	MAIN_POWER	_	-	_	Power	I/O 5	1/0	_	1/0	-	1/0	_	_	_	_	-	_	_	-	6		
	JP3		6	GND	_	-	_	Power		_	_	_	_	_	_	_	_	_	-	_	_	-			
	JP3		7	GND	_	_	_	Power		_	_	_	_	_	_	_	_	_	_	_	_	_			
	JP3		8	5V_IN_PIN	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	_	_			
	JP4		1	SPR_SEN_AIN2	A0	LPADC0	_	Analog	l ∼5	ı	_	1	_	1	_	CXD5602GG	_	_	SEN_AIN2	SEN_AIN2	SEN_AIN2	SEN_AIN2	7.5		
			7					- U				<u> </u>		1	_			_		_					
	JP4		2	SPR_SEN_AIN3	A1	LPADC1	_	Analog	I ∼5		_	<u> </u>	_	- I	_	CXD5602GG	_	_	SEN_AIN3	SEN_AIN3	SEN_AIN3	SEN_AIN3	7.5		
	JP4		3	SPR_SEN_AIN4	A2	LPADC2	_	Analog	I ∼5		_		_	I	_	CXD5602GG	_	_	SEN_AIN4	SEN_AIN4	SEN_AIN4	SEN_AIN4	7.5		
	JP4		4	SPR_SEN_AIN5	А3	LPADC3	_	Analog	I ∼5	- 1	_		_	I	_	CXD5602GG	_	_	SEN_AIN5	SEN_AIN5	SEN_AIN5	SEN_AIN5	7.5		
	JP4		5	SPR_SEN_AIN0	A4	HPADC0	_	Analog	I ∼5	I	_			1	_	CXD5602GG	_	_	SEN_AIN0	SEN_AIN0	SEN_AIN0	SEN_AIN0	8.9		
	JP4		6	SPR_SEN_AIN1	A5	HPADC1	_	Analog	I ∼5	1	_	1	-	1	-	CXD5602GG	_	1	SEN_AIN1	SEN_AIN1	SEN_AIN1	SEN_AIN1	8.9		
	JP2		1	I2C0_SCL	D15	PIN_I2C0_BCK	44	Digital	1/0 5/3.3	_	High	1	High	I	High	CXD5602GG	I2C0	P1j	GPIO	I2C0_BCK	_	_	7		
	JP2		2	I2C0_SDA	D14	PIN_I2C0_BDT	45	Digital	1/0 5/3.3	_	High	1	High	-	High	CXD5602GG	12C0	P1j	GPIO	I2C0_BDT	_	_	7		
	JP2		3	AREF	_		_	_	O 5/3.3	0	High	0	High	0	High	_	_	_	_	_	_	_			
	JP2		4	GND	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	_	_			
	JP2		5	SPI4_SCK	D13	PIN_SPI4_SCK	72	Digital	1/0 5/3.3	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	SPI4	P1o	GPIO	SPI4_SCK	_	GPIO	7		
		 	6				7/										SPI4			_			7		
	JP2		7	SPI4_MISO	D12	PIN_SPI4_MISO	74	Digital	1/0 5/3.3		Hi-Z		Hi-Z	_	Hi-Z	CXD5602GG		P1o	GPIO	SPI4_MISO	_	GPIO	<u>'</u>		
	JP2		7	SPI4_MOSI	D11	PIN_SPI4_MOSI	73	Digital	1/0 5/3.3		Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	SPI4	P1o	GPI0	SPI4_MOSI	_	GPI0			
	JP2		8	SPI4_CS_X	D10	PIN_SPI4_CS_X	/1	Digital	1/0 5/3.3	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	SPI4	P1o	GPIO	SPI4_CS_X	_	GPIO	/		
	JP2		9	PWM2	D09	PIN_PWM2	48	Digital	1/0 5/3.3	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	PWMB	P1I	GPIO	PWM2	I2C1_BCK	_	7		
	JP2	1	LO	SPI2_MISO	D08	PIN_SPI2_MISO	30	Digital	1/0 5/3.3	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	SPI2B	P01	GPIO	SPI2_MISO	UARTO_RTS	GPIO	7		
	JP13		1	SPI3_CS1_X	D07	PIN_SPI3_CS1_X	39	Digital	I/O 5/3.3	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	SPI3_CS1_X	P1g	GPIO	SPI3_CS1_X	_	_	7		
	JP13		2	PWM0	D06	PIN_PWM0	46	Digital	I/O 5/3.3	_	Hi-Z	-	Hi-Z	-	Hi-Z	CXD5602GG	PWMA	P1k	GPIO	PWM0	_	_	7		
	JP13		3	PWM1	D05	PIN_PWM1	47	Digital	I/O 5/3.3	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	PWMA	P1k	GPIO	PWM1	GPIO	_	7		
	JP13		4	SPI2_MOSI	D04	PIN_SPI2_MOSI	29	Digital	1/0 5/3.3	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	SPI2B	P01	GPIO	SPI2_MOSI	UARTO_CTS	GPIO	7		
	JP13		5	PWM3	D03	PIN_PWM3	49	Digital	1/0 5/3.3		Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	PWMB	P1I	GPIO	PWM3	I2C1_BDT	_	7		
			-				.,	0	., _ 0, 3.0						, <u>-</u>				5 , 0		HIF_IRQ_OUT				
	JP13		6	HIF_IRQ_OUT	D02	PIN_HIF_IRQ_OUT	31	Digital	1/0 5/3.3	_	Hi-Z	-	Hi-Z	_	Hi-Z	CXD5602GG	HIF_IRQ_OUT	P02	GPIO	HIF_IRQ_OUT	(Open Drain)	GNSS_1PPS_OUT	7		
	ID12		7	LIADT TV	D01	DIN HADTO TV	C7	Diwited	1/0 5/00		11: 7		LI: 7		11: 7	CVDFCCCC	LIADTO	D1	CDIO	LIADTO TV		CDIO	7		
	JP13		/	UART_TX	D01	PIN_UART2_TX	07	Digital	1/0 5/3.3	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	UART2	P1n	GPIO OPIO	UART2_TX	_	GPIO	- 1		
	JP13		8	UART_RX	D00	PIN_UART2_RX	68	Digital	1/0 5/3.3	_	Hi-Z	-	Hi-Z	-	Hi-Z	CXD5602GG	UART2	P1n	GPIO	UART2_RX	_	GPIO			
		CN9	1	MAIN_POWER				Power	0 4~5	0	High	0	High	0	High	_	_	_	_	_	_	_			
		CN9	2	GND				Power		_	High	_	High	_	High	_	_	_	_	_	_	_			
		CN9	3	SPR_SEN_AIN1	A5	HPADC1	_	Analog	I ~5		_		_	I	Hi-Z	CXD5602GG	_	_	_	_	_	_	8.9		
		CN9	4	SPR_SEN_AIN0	A4	HPADC0	_	Analog	I ~5		_		_		Hi-Z	CXD5602GG	_		_	_	_	_	8.9		
		CN9	5	3.3V				Power	O 3.3	0	_	0	_	0	_	_	_	_	_	_	_	-			
		CN9	6	GND				Power		_	_	_	_	_	_	_	-	_	_	_	_	-			
																			_		HIF_IRQ_OUT				
		CN9	7	HIF_IRQ_OUT	D02	PIN_HIF_IRQ_OUT	31	Digital	1/0 5/3.3	_	Hi-Z	-	Hi-Z	-	Hi-Z	CXD5602GG	HIF_IRQ_OUT	P02	GPIO	HIF_IRQ_OUT	(Open Drain)	GNSS_1PPS_OUT	7		
		CN9	8	SPI3_SCK	D29	PIN_SPI3_SCK	<u>Д</u> 1	Digital	1/0 5/3.3	_	Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	SPI3	P1i	GPIO	SPI3_SCK	— (Open Drain)	_	7		
			9	PWM0	D06	PIN_PWM0	16	Digital	1/0 5/3.3		Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	PWMA	P1k	GPIO	PWM0	_	_	7		
			_				40																7		
			L0	SPI3_MISO	D30	PIN_SPI3_MISO	43	Digital	1/0 5/3.3		Hi-Z	_	Hi-Z		Hi-Z	CXD5602GG	SPI3	P1i	GPIO CPIO	SPI3_MISO	-	_			
		CN9 1	LI	PWM1	D05	PIN_PWM1	4/	Digital	1/0 5/3.3		Hi-Z	_	Hi-Z	_	Hi-Z	CXD5602GG	PWMA	P1k	GPI0	PWM1	GPIO	_			
			L2	SPI3_MOSI	D31	PIN_SPI3_MOSI	42	Digital	1/0 5/3.3		Hi-Z	-	Hi-Z	_	Hi-Z	CXD5602GG	SPI3	P1i	GPIO	SPI3_MOSI	_	_	7		
		+	L3	PWM2	D09	PIN_PWM2	48	Digital	1/0 5/3.3		Hi-Z	-	Hi-Z	_	Hi-Z	CXD5602GG	PWMB	P1I	GPIO	PWM2	I2C1_BCK	_	7		
		CN9 1	L4	SPI3_CS0_X	D32	PIN_SPI3_CS0_X	38	Digital	1/0 5/3.3	_	Hi-Z	-	Hi-Z	-	Hi-Z	CXD5602GG	SPI3_CS0_X	P1f	GPIO	SPI3_CS0_X	_	_	7		
		CN9 1	L5	PWM3	D03	PIN_PWM3	49	Digital	I/O 5/3.3	_	Hi-Z	-	Hi-Z	_	Hi-Z	CXD5602GG	PWMB	P1I	GPIO	PWM3	I2C1_BDT	_	7		
		CN9 1	L6	SPI3_CS1_X	D07	PIN_SPI3_CS1_X	39	Digital	1/0 5/3.3	_	Hi-Z	-	Hi-Z	_	Hi-Z	CXD5602GG	SPI3_CS1_X	P1g	GPIO	SPI3_CS1_X	_	-	7		
-		<u> </u>				-	-	-											•		-			•	

日付	内容
2020.11.13	第一稿
2021.4.14	ACP_GPO1~7のArduinoおよびSDK起動後の初期値を訂正。
2021.4.14	XRST(SPR_RST_X)の各初期値を訂正。
2021.12.20	CXD5247GFに接続されるピンの電圧範囲を3.6-4.4Vに訂正。
2021.12.20	MCLKの電源投入後およびAruduino起動後の初期値を訂正。
2022.9.7	SPR_SPI2_SCKのArduinoIDE上の名称を訂正。