

EE 52

SPRING 2017

---

# Digital Oscilloscope Documentation

---

SOPHIA LIU

# Contents

<b>1 User Manual</b>	<b>3</b>
1.1 System Description . . . . .	3
1.2 How to Use the System . . . . .	3
1.3 System Settings . . . . .	3
1.3.1 Menu . . . . .	3
1.3.2 Rotary Encoder Functionality . . . . .	5
<b>2 Technical Documentation</b>	<b>6</b>
2.1 Hardware . . . . .	6
2.1.1 Hardware System Overview . . . . .	6
2.1.2 FPGA . . . . .	9
2.1.3 Power . . . . .	11
2.1.4 Memory . . . . .	13
2.1.5 Analog System . . . . .	17
2.1.6 Rotary Encoders . . . . .	22
2.1.7 VRAM and LCD . . . . .	27
2.1.8 JTAG, Reset, and Clock . . . . .	34
2.1.9 Fixes . . . . .	37
2.2 Software . . . . .	37
2.2.1 Software System Overview . . . . .	37
2.2.2 . . . . .	37
<b>A Code</b>	<b>37</b>
<b>B Timing Diagrams</b>	<b>41</b>
B.1 ADC . . . . .	41
B.2 LCD . . . . .	41
B.3 ROM and RAM . . . . .	42

B.4 VRAM . . . . .	45
--------------------	----

<b>C Device Images</b>	<b>49</b>
------------------------	-----------

# 1 User Manual

## 1.1 System Description

The System on Programmable Chip (SoPC) Digital Oscilloscope is an FPGA/microprocessor-based system capable of capturing and displaying up to 5 MHz signals. The analog input can range from 0 V to 3.8 V. The system has all the features of a standard oscilloscope with the exception of input signal scaling. Two rotary encoders are used to control the settings, and a LCD display is used to display the captured signal.

## 1.2 How to Use the System

The system will begin immediately upon powering up.<sup>1</sup> The system starts in one-shot trace mode with a sampling rate of 100 ns, a mid-level trigger (halfway between the minimum and maximum trigger levels, at 1.9 V) with no delay and positive slope, and with the menu displayed and scale set to axes. The probe can be attached to the desired input source. The oscilloscope settings are described in section 1.3. The reset button can be used to restart the system.

## 1.3 System Settings

### 1.3.1 Menu

The scope parameter menu is located in the upper right corner of the LCD and contains the following entries in order:

```
Mode
Scale
Sweep
Trigger
    Level
    Slope
    Delay
```

The menu display can be toggled on and off by pressing the menu rotary encoder. The user can cursor to any of the entries by turning the menu rotary encoder and can change a setting by turning the secondary rotary encoder. Changes take effect

---

<sup>1</sup> The serial configuration device currently does not work, so the FPGA must first be programmed through the JTAG debugger.

immediately. More rotary details can be found in section 1.3.2. The menu entries are described in more detail below.

- Mode : The Mode menu entry can be set to Mode Normal, Mode Automatic, or Mode One-Shot. In Mode Normal the scope waits for another trigger after every retrace. In this mode, new traces are captured as fast as the scope can redraw the screen. Mode Automatic works the same as Mode Normal if there are trigger events. But if no trigger event occurs after a specified delay (typically significantly longer than the time represented by a screen of data) the scope triggers automatically without a trigger event occurring. In Mode One-Shot the scope triggers only once and then holds that trace on the screen. It does not look for another trigger event until the Trigger menu item is selected and secondary rotary encoder is turned.
- Scale : The Scale menu entry can be set to Scale Axes, Scale Grid, or Scale Off. If the scale is set to Scale Axes, the x and y axes are displayed along with the trace. If the scale is set to Scale Grid, an x-y grid is displayed along with the trace. If the scale is set to Scale Off, no axes or grid are displayed.
- Sweep : The Sweep menu entry sets the sweep rate (in time per sample) for the scope. Possible settings are: 100, 200, and 500 nanoseconds, and 1, 2, 5, 10, 20, 50, 100, 200, and 500 microseconds, and 1, 2, 5, 10, and 20 milliseconds (per sample).
- Trigger : The Trigger menu entry re-arms the trigger for the scope in one-shot mode. Any time it is selected and the secondary rotary encoder is turned the scope trigger is re-armed and a new trace will then be captured once the trigger conditions (level and slope) are met.
- Level : The Level menu entry sets the trigger level. It can be set to any value from the most negative input voltage to the most positive in 128 steps. Additionally, the trigger level is displayed as a line on the screen when the trigger level is being changed.
- Slope : The Slope menu entry is either Slope + or Slope - and determines whether the scope is triggered on a positive or negative slope respectively.

**Delay :** The Delay menu entry determines the trigger delay. It sets the time after the trigger event at which the trace will start. It may be set to any value from the minimum delay to the maximum delay times the sample rate and it is displayed as a time.

### 1.3.2 Rotary Encoder Functionality

The user can change the scope configuration via two rotary encoders (seen in ??). All of the scope parameters are set via an on-screen menu. The rotary actions are detailed below:

**Press encoder 1 :** Turns the menu on/off. If the menu is off it is not displayed and turning the rotary encoders have no effect on the settings.

**Turn encoder 1 CW :** Moves the cursor down, if not already at the bottom menu item. If at the bottom, the cursor does not move.

**Turn encoder 1 CCW :** Moves the cursor up, if not already at the top menu item. If at the top, the cursor does not move.

**Turn encoder 2 CW :** Changes the currently selected (with cursor) menu item. Goes "forward" through the list of possible settings. If at the "end" of the list, doesn't change the current selection.

**Turn encoder 2 CCW :** Changes the currently selected (with cursor) menu item. Goes "backward" through the list of possible settings. If at the "beginning" of the list, doesn't change the current selection.

## 2 Technical Documentation

### 2.1 Hardware

#### 2.1.1 Hardware System Overview




Figure 1: Block diagram overview of FPGA and peripheral chips.




Figure 2: Board Layout.




Figure 3: Image of PCB.

The oscilloscope system is centered around a Cyclone III FPGA, which includes a Nios II CPU and controllers for the VRAM, LCD, rotary encoders, and analog input and triggering. Upon startup, the bitmap is loaded from the serial EEPROM. The is then loaded from the ROM.

**Receiving a Signal:** When the probe is connected to a desired input, the analog signal is sent to an Analog to Digital Converter chip. 8 bits of data are then sent in parallel to the FPGA to an analog controller. The various trigger setting inputs (auto triggering, trigger enable, trigger slope, trigger level) are used along with the 8 bit signal to determine if the system should begin sampling. Once triggering has occurred, the signal is written to a FIFO buffer at the sampling rate. Once the FIFO is full, the CPU clocks out and stores the buffer data to be displayed.

**Displaying a Signal:** In order to display the signal on the LCD, data is written to the VRAM, which is then sent out to the LCD. Several control signals (write enable, chip select, address, wait) are sent from the CPU to the VRAM controller to perform read and write operations on the VRAM. An LCD controller sends out the necessary control signals to display the signal.

### 2.1.2 FPGA




Figure 4: Board Layout: FPGA and buffers.

An Altera Cyclone III FPGA was used for all the logic and processing required (U9, EP3C25Q240). The three required voltage levels were generated with regulators, and each power pin was locally bypassed. The schematics can be seen in Figure ??.

Buffers, or level shifters, were used to connect the buses and control signals from the peripheral chips to the FPGA to go between the low FPGA voltage and mainly 5V environment (U5, U6, U7, U8, U10, U12; 74LVT16245). A separate buffer was used to interface with the ADC (U17, TLC5510A), which had a larger input voltage range requirement (U18, SN74HCT240).

Pin Assignments: The pins were connected on the PCB as listed in Figure ??.

The final product included several changes. Pin 162, an output for device configuration, was left floating, and the reset input was changed to Pin 187. One buffer was also left unusable, resulting in rewiring to extra I/O pins.




Figure 5: The main FPGA block diagram with the CPU, inputs and outputs, and controllers.

**Logic:** A CPU and several controllers were programmed into the FPGA, as seen in Figure 1. These will be discussed in greater detail in their respective subsections. As seen in the main block diagram, the peripheral memory, user interface elements, and other elements all interact with the FPGA and its various controllers. The input signal and settings are sent to the CPU and the appropriate controllers, and the output data is sent from the CPU to be displayed on the LCD.

### 2.1.3 Power




Figure 6: Board Layout: Power circuitry.

A din4 connector (PWR1) is used to supply the board with +/- 12 V and 5 V. All chips are locally bypassed.

5 V is used to power the reset, VRAM, SRAM, ROM, and ADC chips. Several LM1086 regulators are used to generate the other required voltages. Specifically, U14 uses the 5 V supply to generate 2.5 V for analog power to the FPGA PLLs, and U15 uses the 5 V supply to generate 1.2 V for FPGA power supply and digital power to the FPGA PLLs. U16 generates 3.3 V from 5 V, which is used to power the FPGA I/O supply pins, buffers, JTAG, serial configuration device, clock, and for pulling high the rotary encoder outputs.

Regulators also generate 5 V from 12 V (U24) and 4 V from 5 V (U23) for ADC reference voltages. The main power schematics can be seen in Figure ??.

A boost converter is used to generate the 25 V necessary for the LCD backlight. U21 (AP3012) steps up from 5 V and outputs 25 V (Figure 7).




Figure 7: Boost converter circuit for LCD backlight power supply.

#### 2.1.4 Memory




Figure 8: Board Layout: Memory.

Memory Map:




Figure 9: Memory map diagram

Several types of storage were used, including ROM (U2) for permanent program storage, and a smaller amount of static RAM (U1) for storage including the data segment, stack, and heap. Video RAM (U19, U22), with dynamic RAM, which is cheaper and smaller than static RAM, and serial memory, was used for the display memory. A serial device (U4) was also used to store configuration data for the FPGA after powering on.

ROM: 1 512 K x 8 bit EEROM (U2, Am29F040) was used for program storage. 8 data bits are connected in parallel through the buffers to the CPU, along with 19 address bits, an active-low chip enable (CE), and output enable (OE) signal. The write enable (WE)

signal was pulled up, as the ROM was written to with a dedicated ROM programmer.

The ROM timing diagram for the read cycle can be seen at Appendix B, Figure 38. 3 read wait states were used.

The executable file from the Nios II IDE was loaded into the ROM using a ROM programmer.




Figure 10: ROM Schematic.

**SRAM:** 1 128 K x 8 bit CMOS static RAM was used (U1, HM628128B)

The address line is shared between the ROM and SRAM, with only the 17 least significant bits used for RAM addressing. The 8-bit data bus is also shared between the ROM and SRAM. The active-low output enable (OE), write enable (WE), and chip select (CS1) are also connected between the SRAM and CPU, with the second active high chip select (CS2) pulled high as required by the read and write cycles.

The SRAM timing diagrams can be seen at Appendix B, Figures 39 and 40. 2 read wait states and 1 write wait state was used.




Figure 11: SRAM Schematic.

VRAM: See Section 2.1.7 for details on the VRAM.

Serial Device: A serial configuration device (U4, EPSCS16), a 2 MB flash memory device, was used to store FPGA configuration data <sup>2</sup>.




Figure 12: Serial Device Schematic.

<sup>2</sup> Was unable to successfully use serial device for unknown reasons, possibly due to incorrect FPGA configurations.

### 2.1.5 Analog System




Figure 13: Board Layout: Analog circuitry.




Figure 14: ADC circuit schematic.




Figure 15: Buffer for FPGA to ADC signals.

**Summary:** An analog signal is inputted through the BNC connector (P1). A jumper connector was used in case additional analog front end circuitry was used. The signal then passes through protection diodes and is sent to the ADC. The data is then sent through the buffers to the FPGA and analog controller, which stores the signal at the sampling rate once it has been triggered.

**ADC:** The analog input can range from 0 to 4 V. An analog-to-digital converter (U17, TLC5510A) was used to digitize the input signal to 8 bits. This specific ADC was chosen because of the simplicity of the circuit needed in order to meet the 0-3 V requirement.

The 8 bit data bus was connected to the CPU in parallel, and a clock input was generated from the analog controller. A separate buffer was required to meet the ADC input voltage requirements (U18 in Figure 15). Protection diodes (D6, D7 in Figure 14) with a low forward voltage (about 0.2 V) were used to keep the analog input within the allowed input range.

Several analog supply voltages were used to isolate the analog and digital circuitry. An external 4 V analog reference was generated and used for a 0-4 V input signal range. A 5 V analog power supply was also required, along with an analog ground reference connected to digital ground through a power inductor (Part L2, Figure ??).

**Analog logic:** The analog controller consists of a trigger controller to determine

when a trigger has occurred, along with logic for storing the signal at the specified sampling rate. If a trigger occurs, or if the auto triggering times out, the signal is stored in a FIFO buffer to be clocked out and displayed.




Figure 16: Analog controller block diagram.

**Analog input settings:** Several values are taken as outputs from the CPU and are used in the hardware logic. Specifically, an 8 bit trigger level, 1 bit auto triggering, 1 bit trigger slope, 1 bit trigger enable, 19 bit sampling rate, and 16 bit trigger delay signal are used as set by the user.

**Trigger logic:** First, the system determines whether or not a trigger has occurred. A Moore state machine (the ScopeTrigger block in Figure 16) is used to determine whether or not a trigger has occurred. The trigger event output is set high when the trigger slope is positive and the signal has transitioned from below to above the trigger level, or if the trigger slope is negative and the signal has transitioned from above to below the trigger level. The logic description can be found at Appendix ??.

In order to do this, the 8-bit signal is compared to the trigger level in lpm\_compare0 in Figure 16, and the outputs are sent to

the trigger state machine.

Autotriggering: The system also generates a trigger event after 512 clocks if auto trigger is enabled, which was arbitrarily chosen as a short amount of time. Future designs may be improved by correlating the auto trigger countdown to the number of samples and the sampling rate.

An SRFF is set once a trigger event has occurred, and the controller is reset to wait for another trigger event when the trigger enable signal is disabled and re-enabled (set low then high).

FIFO buffer storage: A FIFO buffer is used to store the signal once a trigger event has occurred (DCFIFO in Figure 16). The FIFO has a size of 480 (the width of the LCD) x 8 bits of data. Once a trigger event has occurred, a counter and comparator are used to create the trigger delay, and an SRFF is set once the delay has been reached to enable writing to the FIFO. A counter and comparator are used to create a clock at the given sampling rate, which is sent to the write clock of the FIFO. The signal is then written into a FIFO buffer at the sampling rate once the trigger delay has finished, and is clocked out by the CPU when it is full.

Analog outputs: As seen in Figure 16, the Fifo\_full signal indicates when the FIFO is full and the sample has been stored, the Fifo\_data bus contains the stored signal data. The Fifo\_data\_ready input is controlled from the CPU, which sends the clock necessary to read out the signal from the data bus.

The ADC clock (ADC\_clk) is also outputted from the controller to the ADC. It is half the 24 MHz system clock (or a 12 MHz clock) because of the maximum ADC conversion rate, which is 20 M samples per second.

### 2.1.6 Rotary Encoders




Figure 17: Board Layout: Rotary Encoders.




Figure 18: Rotary encoders schematics.

Two rotary encoders are used for the user input (SW1, SW2). These include and A and B output for the encoder and a single pull single throw push button switch.

Pins A and B are pulled high<sup>3</sup>, while the common pin was grounded to create out-of-phase pulses from outputs A and B.

Rotary decoder logic:

---

<sup>3</sup> 1 K resistors were used in place of the 10 K resistors on the schematic because the voltage high output was too low for the buffers.




Figure 19: Connections between CPU and rotary controller.




Figure 20: Rotary controller.




Figure 21: Debouncer for push button.




Figure 22: Rotary decoder.




Figure 23: Output of rotary decoder, counterclockwise turn.

The switch input and the two out-of-phase signals from each rotary encoder are decoded with the rotary controller. The rotary logic block consists of a debouncer for the push button and a decoder for the rotary encoder.

The debouncer (Figure 21) takes as inputs the active-low button input (Rotary1\_P and Rotary2\_P on the schematic), clock, and active-low reset signal. It outputs a single active-high clock pulse whenever the button input signal is low for longer than 100000 clocks, which was chosen through testing the switches.

The decoder (Figure 22) takes as inputs the two active-low outputs from the encoder (Rotary1\_A and Rotary1\_B, and Rotary2\_A and Rotary2\_B on the schematic), and the reset and clock signals, and outputs a single active-high clock pulse for each counter-clockwise turn of the rotary encoder, where output A leads B (Figure 23).

This is accomplished by first debouncing the input using a counter and comparator to eliminate glitches. Several DFFs are used in series in order to read inputs A and B from two consecutive clocks to determine when edges have occurred. An SRFF is set low when input B goes from low to high while input A is still low, and is set high otherwise. The inverse of this is returned as the output, resulting in a decoder for one direction. Two decoders are used for each rotary encoder to distinguish clockwise and counterclockwise turns (Figure 20).

### 2.1.7 VRAM and LCD




Figure 24: Board Layout: Display.




Figure 25: VRAM schematics.




Figure 26: LCD connector schematics.

Two 256Kx4 DRAM with 512x4 SAM (Serial Access Memory) chips (U19, U22, MT42C4225) were used for a total of 8 bits of data, with a 480x272 RGB TFT LCD (Connector J2, ER-TFT043-3).

**VRAM:** Each VRAM sends 4 bits of serial data to the LCD, and receives 4 bits of data from the CPU, along with a 9 bit address bus, row address strobe (RAS), column address strobe (CAS), write enable (WE), and output enable (OE) signals from the VRAM controller. A serial clock signal is also sent to the VRAM. The LCD controller generates the various clock signals that are sent to synchronize the VRAM and LCD. The same address bus and control signals are used between the two VRAM, and each sends and receives 4 different data bits.

Resistors R95 and R96 are included in series in the RAS and CAS lines for termination.

The VRAM consists of the DRAM, transfer circuitry, and SAM. Read and write cycles are performed to read and write to the DRAM, and read transfer cycles are performed to transfer a row from the DRAM to SAM. Serial output cycles are performed to output the current row data from the SAM to the LCD. The VRAM is refreshed when no other operations are being performed in order to retain data.

**LCD:** The LCD receives 8 bits of data in parallel from the VRAM: 3 bits red, 3 bits green, and 2 bits blue, with the unused color bits pulled down. It also receives a horizontal sync, vertical sync, clock, and data enable signal from the LCD controller. The touch inputs were unused.

The LCD also required a 25V backlight supply (VLED on the schematic). A step-up converter (U21) was used, which is discussed in more detail in Section 2.1.3.

**Logic overview:** The VRAM-LCD system consists of a VRAM controller and LCD controller that interact with each other, the CPU, and the VRAM and LCD.




Figure 27: Block Diagram for VRAM and LCD.




Figure 28: VRAM and LCD Controllers.

**VRAM Controller:** The VRAM controller takes several inputs from the CPU: 1-bit chip select and write enable signals, and an 18-bit address. It also takes as an input a transfer request signal from the display controller. A state machine is used to generate the output signals, the RAS, CAS, address selector, WE, OE, serial clock, CPU wait output, and transfer acknowledge signals.




Figure 29: VRAM Controller.

**Address:** The output address is selected and outputted using a multiplexer. For either the column or row address, the first or second half of the input address is returned. In the case of a row transfer, the SAM start address, 0 for the beginning of the memory, and the current row, are outputted at the appropriate times. A counter is used to increment the current row for after each row transfer cycle, from row 0 to 272, or the total height of the LCD.

**VRAM State Machine:** The read, write, row transfer, and refresh cycles are performed with a Moore state machine, Listing ??.

The state machine begins at an idle state, and goes back to the idle state after each cycle is completed. If there is a row transfer request, when the transfer flag is active, the row transfer cycle is performed. If there is a write request, when the chip select and write enable inputs are active, then the write cycle is performed. If there is a read select, when the chip select is enabled but write enable is not, then the read cycle is performed. If none of these cycles are to be completed when in the idle state, a refresh cycle is performed.

Timing diagrams were used to create the state machine with the correct outputs, found in Appendix B.

**LCD Controller:** The LCD controller is used to generate the clock signals for the

LCD.

The Vertical Sync (VSYNC) signal is used for changing rows, and Horizontal Sync (HSYNC) for changing columns. The Data Enable (DE) signal is also generated for when input data is valid within the VSYNC AND HSYNC signals. A 12 MHz clock signal is also sent to the LCD, while a serial clock signal is generated for the VRAM clock input to the serial address counter for the SAM registers.

The row transfer request (Transfer signal in Figure 30) is set when the end of the row has been reached, and the flag is cleared once the VRAM controller has completed the row transfer and set the transfer acknowledge flag.

The timing diagrams can be found in Appendix B, Figures 36 and 37.




Figure 30: LCD Controller, with comparators for defining valid regions in the signals.

### 2.1.8 JTAG, Reset, and Clock




Figure 31: Board Layout: Clock, JTAG, Reset.

JTAG:




Figure 32: JTAG interface Schematic.

A JTAG interface was used for debugging the system, seen in Figure 32 and is connected directly to the appropriate FPGA pins.

Reset:




Figure 33: Reset Circuit Schematic.

A reset circuit is used, which includes a microprocessor supervisory device (U3, MAX705). The watchdog input (WDI) is implemented in the main loop, and a voltage divider is used for a power-fail warning at 4 V from the 5 V supply.

The active-low watchdog output, power-fail output, and reset output, and manual reset output are combined for an overall reset signal that is sent to the CPU and various controllers.

Clock:




Figure 34: Clock Circuit Schematic.

A 24 MHz oscillator (X1) was used for the clock input for the device, with the CLK0 signal connected directly to the appropriate FPGA pin.

### 2.1.9 Fixes

wrong adc footprint, buffer soldering error, backwards LCD connector

## 2.2 Software

### 2.2.1 Software System Overview

### 2.2.2

## A Code

Listing 1: data/scoptrig.vhd

```
--  
-- Oscilloscope Digital Trigger  
--  
-- This is an implementation of a trigger for a digital oscilloscope in  
-- VHDL. There are three inputs to the system, one selects the trigger  
-- slope and the other two determine the relationship between the trigger  
-- level and the signal level. The only output is a trigger signal which  
-- indicates a trigger event has occurred.  
--  
-- The file contains multiple architectures for a Moore state machine  
-- implementation to demonstrate the different ways of building a state  
-- machine.  
--  
--  
-- Revision History:  
-- 13 Apr 04 Glen George Initial revision.  
-- 4 Nov 05 Glen George Updated comments.  
-- 17 Nov 07 Glen George Updated comments.  
-- 13 Feb 10 Glen George Added more example architectures.  
  
-- bring in the necessary packages  
library ieee;  
use ieee.std_logic_1164.all;  
  
--  
-- Oscilloscope Digital Trigger entity declaration  
--  
entity ScopeTrigger is  
    port (  
        TS      : in std_logic;           -- trigger slope (1 -> negative, 0 -> positive)  
        TEQ     : in std_logic;           -- signal and trigger levels equal  
        TLT     : in std_logic;           -- signal level < trigger level  
        clk     : in std_logic;           -- clock  
        Reset   : in std_logic;           -- reset the system  
        TrigEvent : out std_logic;        -- a trigger event has occurred  
    );  
end ScopeTrigger;  
  
--  
-- Oscilloscope Digital Trigger Moore State Machine  
-- State Assignment Architecture  
--  
-- This architecture just shows the basic state machine syntax when the state  
-- assignments are made manually. This is useful for minimizing output  
-- decoding logic and avoiding glitches in the output (due to the decoding  
-- logic).  
--  
architecture assign_statebits of ScopeTrigger is  
    subtype states is std_logic_vector(2 downto 0);      -- state type  
    -- define the actual states as constants  
    constant IDLE    : states := "000";  -- waiting for start of trigger event  
    constant WAIT_POS : states := "001";  -- waiting for positive slope trigger
```

```

constant WAIT_NEG : states := "010"; — waiting for negative slope trigger
constant TRIGGER : states := "100"; — got a trigger event

signal CurrentState : states; — current state
signal NextState : states; — next state

begin

— the output is always the high bit of the state encoding
TrigEvent <= CurrentState(2);

— compute the next state (function of current state and inputs)
transition: process (Reset, TS, TEQ, TLT, CurrentState)
begin

case CurrentState is — do the state transition/output

when IDLE => — in idle state, do transition
    if (TS = '0' and TLT = '1' and TEQ = '0') then
        NextState <= WAIT_POS; — below trigger and + slope
    elsif (TS = '1' and TLT = '0' and TEQ = '0') then
        NextState <= WAIT_NEG; — above trigger and - slope
    else
        NextState <= IDLE; — trigger not possible yet
    end if;

when WAIT_POS => — waiting for positive slope trigger
    if (TS = '0' and TLT = '1') then
        NextState <= WAIT_POS; — no trigger yet
    elsif (TS = '0' and TLT = '0') then
        NextState <= TRIGGER; — got a trigger
    else
        NextState <= IDLE; — trigger slope changed
    end if;

when WAIT_NEG => — waiting for negative slope trigger
    if (TS = '1' and TLT = '0' and TEQ = '0') then
        NextState <= WAIT_NEG; — no trigger yet
    elsif (TS = '1' and (TLT = '1' or TEQ = '1')) then
        NextState <= TRIGGER; — got a trigger
    else
        NextState <= IDLE; — trigger slope changed
    end if;

when TRIGGER => — in the trigger state
    NextState <= IDLE; — always go back to idle

    when others =>
        NextState <= IDLE;

end case;

if Reset = '1' then — reset overrides everything
    NextState <= IDLE; — go to idle on reset
end if;

end process transition;

— storage of current state (loads the next state on the clock)

```

```
process (clk)
begin
  if clk = '1' then          -- only change on rising edge of clock
    CurrentState <= NextState; -- save the new state information
  end if;
end process;

end assign_statebits;
```

## B Timing Diagrams

### B.1 ADC




Figure 35: ADC Timing Diagram

### B.2 LCD




Figure 36: LCD Horizontal Timing Diagram




Figure 37: LCD Vertical Timing Diagram

### B.3 ROM and RAM




Figure 38: ROM Read Cycle Diagram




Figure 39: RAM Read Cycle Diagram




Figure 40: RAM Write Cycle Diagram

## B.4 VRAM




Figure 41: VRAM Read Cycle Diagram




Figure 42: VRAM Write Cycle Diagram




Figure 43: VRAM Row Transfer Cycle Diagram




Figure 44: VRAM Refresh Cycle Diagram (CAS before RAS)




Figure 45: VRAM Serial Write Cycle Diagram

## C Device Images




Figure 46: Front of device




Figure 47: Back of device




Figure 48: Device running with sinusoidal input

## Index

Analog Sweep, 4  
Hardware, 17 Trigger, 4  
Logic, 19  
Appendix, 37 Power, 11  
  
Clock, 36 Reset, 35  
  
FIFO, 21 ROM, 14  
FPGA, 9 Rotary Encoder  
JTAG, 34 Functionality, 5  
  
LCD, 27, 30 Rotary Encoders, 22  
Controller, 32  
  
memory, 13 Serial Device, 16  
  
Menu, 3 Software, 37  
Delay, 4 SRAM, 15  
Level, 4 Timing, 41  
Mode, 4 Trigger, 20  
Scale, 4 Autotrigger, 21  
Slope, 4 VRAM, 27, 30  
Controller, 31