






Welcome!


# Cypress PSoC:






# KITPROG





1

- Connect the board to your computer using the USB connector



2






- Amber LED indicates power on
- Green LED indicates status
- Blue LED on the board blinks



3



For more information on the kit, please go to the following web page:  
[www.cypress.com/CY8CKIT-059](http://www.cypress.com/CY8CKIT-059)












Pin diagram for the J2 connector of the XMEGA64B microcontroller. The diagram shows 26 pins. Pin 1 is connected to VDD. Pins 2 through 25 are labeled with various signals: P\_XHES, P0\_7, P0\_6, P0\_5, P0\_4, P0\_3, P0\_2, P0\_1, P0\_0, P1\_5, P1\_4, P1\_3, P1\_2, P1\_1, P1\_0, P3\_7, P3\_6, P3\_5, P3\_4, P3\_3, P3\_2, P3\_1, and P3\_0. Pins 2 through 25 are grouped together and labeled 'F3\_2, P0\_2, P0\_3 and P0\_4 have bypass CAP connected'. Pin 26 is labeled 'HDR 1x26'. The bottom of the diagram is labeled 'No Load'.

PSoC 5LP I/O Header






GND read as binary "1"  
floating pin is read as



CYPRESS SEMICONDUCTOR © 2015	
Title <b>CY8CKIT-059 PSoC 5LP Prototyping Kit</b>	
Size B	Document Number <b>630-60242-01</b>





## ARM Cortex-M3


- Industry's leading embedded CPU company
- Broad support for middleware and applications
- Upto 67 MHz; 83 DMIPS
- Enhanced v7 ARM architecture
- Thumb2 Instruction Set
- 16- and 32-bit Instructions (no mode switching)
- 32-bit ALU; Hardware multiply and divide
- Single cycle 3-stage pipeline; Harvard architecture

## 8051

- Broad base of existing code and support
- Upto 67 Mhz; 33 MIPS
- Single cycle instruction set


## Universal Digital Block Arrays (UDBs)

- Flexibility of a PLD integrated with a CPU
- Provides hardware capability to implement components from a rich library of pre-built, documented and characterized components in PSoC Creator
- PSoC Creator will synthesize, place and route components automatically as well as provide static timing analysis
- Fine configuration granularity enables high silicon utilization
- DSI routing mesh allows any function in the UDBs to communicate with any other on-chip function/GPIO pin with 8- to 32-bit data buses



## Organized 8/16-bit Timer/Counter/PWM Blocks


- Provides nearly all of the features of a UDB based timer, counter or PWM
- PSoC Creator provides easy access to these flexible blocks
- Each block may be configured as either a full featured 8-bit Timer, Counter or PWM. Two blocks may be combined to make it 16-bit
- Programmable options
  - Clock, enable, reset, capture, kill from any pin or digital signal on chip
  - Independent control of terminal count, interrupt, compare, reset, enable, capture and kill synchronization
- Plus
  - Configurable to measure pulse-widths or periods
  - Buffered PWM with dead band and kill





# Configurable Analog System

- Flexible Routing: All GPIO are Analog Input/Output
- +/- 0.1% Internal Reference Voltage
- Delta-Sigma ADC: Up to 20-bit resolution
  - 16-bit at 48 ksps or 12-bit at 192 ksps
- SAR ADC: 12-bit at 700 ksps
- DAC's: 8-bit resolution, current and voltage mode
- Low Power Comparators
- Opamps (25 mA output buffers)
- Programmable Analog Blocks
  - Configurable PGA (up to X50), Mixer, Trans-Impedance Amplifier, Sample and Hold
- Digital Filter Block: Implement HW IIR and FIR filters
- CapSense Touch Sensing enabled






## Input / Output System

- Three types of I/O
  - GPIO, SIO, USBIO
- Any GPIO to any peripheral routing
- Wakeup from sleep on analog, digital or I2C events
- Programmable slew rate reduces power and noise
- Eight different configurable drive modes
- Programmable input threshold capability for SIO
- Automatic and custom/lock-able routing in PSoC Creator

## Four separate I/O voltage domains

- Interface with multiple devices using one PSoC 3 / PSoC 5 device






# Sequencing Successive Approximation ADC (ADC\_SAR\_Seq)

2.0

## Features

- Supports PSoC 5LP devices
- Selectable resolution (8, 10 or 12 bit) and sample rate (up to 1 Msps)
- Scans up to 64 single ended or 32 differential channels automatically, or just a single input

**Note** Only the GPIOs can be connected to the channels inputs. The actual maximum number of input channels depends on the number of routable analog GPIOs that are available on a specific PSoC part and package.



## General Description


The Sequencing SAR ADC component enables makes it possible for you to configure and then use the different operational modes of the SAR ADC on PSoC 5LP. You also have schematic level and firmware level support for seamless use of the Sequencing SAR ADC in PSoC Creator designs and projects. You are able to configure multiple analog channels that are automatically scanned with the results placed in individual SRAM locations.

## When to Use the ADC\_SAR\_Seq



The screenshot displays the PSoC Creator 3.3 interface for configuring a CY8C5888LTI-LP097 68-QFN package. The central workspace shows the pin map with pins numbered 1 through 68. Pins are color-coded: green for power and ground (e.g., VDDIO2, VSSB, IND, VBAT, VSSD, VDDA, VSSA, VCCA, VDDIO3), blue for digital I/O (e.g., P2[6], P2[7], P12[4], P12[5], P1[0], P1[1], P1[2], P1[3], P1[4], P1[5]), orange for debug (DEBUG), and purple for analog (SIO). The left sidebar lists the project files, including TopDesign.cysch, ClassDemo.cydw, and various source files. The right sidebar shows the resource browser with pins listed by name, port, pin number, and lock status. The bottom output window shows an error message: "Error: prj.MDI43: The path 'C:\CLASS\masdar\psoc\class\_demo.zip' is not a valid project path. It must end with .cprj.".





```

#include <project.h>
void isr_1_interrupt(void);
int flag = 1;
int main()
{
    CyGlobalIntEnable; /* Enable global interrupts. */
    int result;
    int addstuff = 0;

    isr_1_StartEx(isr_1_interrupt);
    PWM_1_Start();
    ADC_SAR_Seq_1_Start();
    ADC_SAR_Seq_1_StartConvert();
    for(;;)
    {
        Control_Reg_1_Write(1+flag+addstuff);
        CyDelay(250);
        Control_Reg_1_Write(2+addstuff);
        CyDelay(250);
        result = ADC_SAR_Seq_1_GetResult16(0);
        if (result > 1800) addstuff = 32;
        else if (result > 1500) addstuff = 16;
        else if (result > 1000) addstuff = 8;
        else if (result > 500) addstuff = 4;
        else addstuff = 0;
    }
}
CY_ISR(isr_1_interrupt) {
    if (flag == 0) flag = 1;
    else flag = 0;
    Pin_10_ClearInterrupt();
}

```