



Welcome!

# Cypress PSoC:











 Connect the board to your computer using the USB connector





- Amber LED indicates power on
- Green LED indicates status
- Blue LED on the board blinks



For more information on the kit, please go to the following web page: www.cypress.com/CY8CKIT-059







### **ARM Cortex-M3**


- Industry's leading embedded CPU company
- Broad support for middleware and applications
- Upto 67 MHz; 83 DMIPS
- Enhanced v7 ARM architecture
- Thumb2 Instruction Set
- 16- and 32-bit Instructions (no mode switching)
- 32-bit ALU; Hardware multiply and divide
- Single cycle 3-stage pipeline; Harvard architecture

### 8051

- Broad base of existing code and support
- Upto 67 Mhz; 33 MIPS
- Single cycle instruction set


# Universal Digital Block Arrays (UDBs)

- Flexibility of a PLD integrated with a CPU
- Provides hardware capability to implement components from a rich library of pre-built, documented and characterized components in PSoC Creator
- PSoC Creator will synthesize, place and route components automatically as well as provide static timing analysis
- Fine configuration granularity enables high silicon utilization
- DSI routing mesh allows any function in the UDBs to communicate with any other on-chip function/GPIO pin with 8- to 32-bit data buses




#### Organized 8/16-bit Timer/Counter/PWM Blocks

- Provides nearly all of the features of a UDB based timer, counter or PWM
- PSoC Creator provides easy access to these flexible blocks
- Each block may be configured as either a full featured 8-bitTimer, Counter or PWM. Two blocks may be combined to make it 16-bit
- Programmable options
  - Clock, enable, reset, capture, kill from any pin or digital signal on chip
  - Independent control of terminal count, interrupt, compare, reset, enable, capture and kill synchronization
- Plus
  - Configurable to measure pulse-widths or periods
  - Buffered PWM with dead band and kill



# **Configurable Analog System**

- Flexible Routing: All GPIO are Analog Input/Output
- +/- 0.1% Internal Reference Voltage
- Delta-Sigma ADC: Up to 20-bit resolution
  - 16-bit at 48 ksps or 12-bit at 192 ksps
- SAR ADC: 12-bit at 700 ksps
- DAC's: 8-bit resolution, current and voltage mode
- Low Power Comparators
- Opamps (25 mA output buffers)
- Programmable Analog Blocks
  - Configurable PGA (up to X50), Mixer, Trans-Impedance Amplifier, Sample and Hold
- Digital Filter Block: Implement HW IIR and FIR filters
- CapSense Touch Sensing enabled





## Input / Output System

- Three types of I/O
  - GPIO, SIO, USBIO
- Any GPIO to any peripheral routing
- Wakeup from sleep on analog, digital or I2C events
- Programmable slew rate reduces power and noise
- Eight different configurable drive modes
- Programmable input threshold capability for SIO
- Automatic and custom/lock-able routing in PSoC Creator

# Four separate I/O voltage domains

 Interface with multiple devices using one PSoC 3 / PSoC 5 device








# Sequencing Successive Approximation ADC (ADC\_SAR\_Seq)

#### **Features**

- Supports PSoC 5LP devices
- Selectable resolution (8, 10 or 12 bit) and sample rate (up to 1 Msps)
- Scans up to 64 single ended or 32 differential channels automatically, or just a single input


**Note** Only the GPIOs can be connected to the channels inputs. The actual maximum number of input channels depends on the number of routable analog GPIOs that are available on a specific PSoC part and package.



#### **General Description**

The Sequencing SAR ADC component enables makes it possible for you to configure and then use the different operational modes of the SAR ADC on PSoC 5LP. You also have schematic level and firmware level support for seamless use of the Sequencing SAR ADC in PSoC Creator designs and projects. You are able to configure multiple analog channels that are automatically scanned with the results placed in individual SRAM locations.

When to Use the ADC\_SAR\_Seq



```
Workspace01 - PSoC Creator 3.3 [C:\CLASS\masdar\psoc\class_demo\ClassDemo.cydsn\main.c]
File Edit View Project Build Debug Tools Window Help
建建三号回。
Workspace Explorer (1 proj... + 4 X
                           TopDesign.cysch ClassDemo.cydwr main.c
4
Workspace 'Workspace01' *
                                 * Copyright YOUR COMPANY, THE YEAR
Project 'ClassDemo'
                                  * All Rights Reserved
    TopDesign.cysch
                                 . UNPUBLISHED, LICENSED SOFTWARE.
    ClassDemo.cydwr
  Header Files
                                 * CONFIDENTIAL AND PROPRIETARY INFORMATION
      b cyapicallbacks.l
                                  * WHICH IS THE PROPERTY OF your company.
  Source Files
     main.c
  @ Generated_Source
    PSoC5
                             12 #include <project.h>
       D ADC_SAR_S
         ADC_SA
                                 void isr l interrupt (void);
          - n ADC SA
                             15 int flag = 1;
          ADC_SA
          ADC SA
       ADC_SAR_S
                                    CyGlobalIntEnable; /* Enable global interrupts. */
          ADC_SA
           M ADC SA
                                     /* Place your initialization/startup code here (e.g. MyInst_Start()) */
       ADC_SAR_S
                             22
          ADC_SA
                                     int addstuff = 0;
          ADC SA
       ADC_SAR_S
                                     isr_1_StartEx(isr_1_interrupt);
          ADC_SA
                                     PWM 1 Start():
           ADC_SA
                                     ADC SAR Seq 1 Start();
       ADC_SAR_S
                             28
                                     ADC_SAR_Seq_1_StartConvert();
          ADC_SA
          h) ADC_SA
          ADC_SA
                                     for (;;)
          a) ADC SA
                             32
       ADC_SAR_S
                             33
                                         /* Place your application code here. */
         ADC_SA
                             34
                                         Control Reg 1 Write (1+flag+addstuff);
          ADC SA
                             35
                                         CyDelay(250);
                             36
                                         Control_Reg_1_Write(2+addstuff);
       Clock_1
          Clock_1
                             38
                                         result = ADC_SAR_Seq_1_GetResult16(0);
           n Clock_1
                                         if (result > 1800) addstuff = 32;
       Control_Rec
                                         else if (result > 1500) addstuff = 16;
          Control
                                         else if (result > 1000) addstuff = 8;
           n) Control
                             42
                                         else if (result > 500) addstuff = 4;
          Control
                             43
                                         else addstuff = 0;
       cy_boot
                             44
          _____ cm3gcc
                             45 -1
          Cm3lar.i
          Cm3Rea
                             47 CY_ISR(isr 1 interrupt) (
           C Cm3Star
                                    if (flag == 0) flag = 1;
          o core_cm
                                     else flag = 0;
          b core_cm
                                    Pin_10_ClearInterrupt();
          n core cm
          n) core cm
                             53 - /* [] END OF FILE */
          CyBoot/
          CyBoot4
           CyBoot!
           CyDmac
           n) CyDmac
           CyFlash.
           CyFlash.
           C) CyLib.c
          D) CyLib.h
           b cypins.h
          c) cyPm.c
          b) cyPm.h
          CySpc.c
          n CySpc.h
          m cytypes
           cyutils.c
       (F) isr 1
         isr_1.e
       Pin_1
          Pin_1.c
          Pin_1.h
                        Show output from: All
          n) Pin_1_al
                         Log file for this session is located at: C:\Users\Leeb\AppData\Local\Temp\PSoC Creator-000.log
       @ Pin_10
                         Error: prj.M0143: The path 'C:\CLASS\masdar\psoc\class demo.zip' is not a valid project path. It must end with .cyprj.
         Pin_10.c
           h Pin_10.1
           h) Pin_10_
```

```
#include project.h>
void isr 1 interrupt(void);
int flag = 1;
int main()
    CyGlobalIntEnable; /* Enable global interrupts. */
    int result;
    int addstuff = 0;
    isr 1 StartEx(isr 1 interrupt);
    PWM 1 Start();
    ADC SAR Seq 1 Start();
    ADC SAR Seq 1 StartConvert();
    for(;;)
    {
        Control Reg 1 Write(1+flag+addstuff);
        CyDelay(250);
        Control Reg 1 Write (2+addstuff);
        CyDelay (250);
        result = ADC SAR Seq 1 GetResult16(0);
        if (result > 1800) addstuff = 32;
        else if (result > 1500) addstuff = 16;
        else if (result > 1000) addstuff = 8;
        else if (result > 500) addstuff = 4;
        else addstuff = 0;
CY ISR(isr 1 interrupt) {
    if (flag == 0) flag = 1;
    else flag = 0;
    Pin 10 ClearInterrupt();
```