


Our first "System Study": The R31JP development board.
What might you want in a microcontroller development? Perhaps:


- Easy to change test code
- Plenty of memory for code and data storage
- Requires little specialized/expensive hardware to get started using the system
- Easy interface to other hardware – remember, we're making embedded systems!

The simplest possible development system in term of chip count



1


And a typical ROM chip:




The lines CE# and OE# are again active LOW for this ROM. They perform similar functions as for the RAM chip. Why is there no WR# line?

2

Here is a simple connection scheme to allow a ROM or EPROM to serve as "program store for the 8051. What must be done with the CE# connection on the ROM? What purpose does the 74373 transparent latch serve? What would happen if the EA# pin was connected to Vcc instead of ground?




And here is the timing diagram that describes how the 8051 reads op-codes from the program store ROM:



3

Typical RAM Chip:



The pins CE#, OE#, and WR# are all active LOW. These pins control the operation of the chip. The WR# line is used to load a data byte into the RAM. The OE# line "turns on" the data lines, allowing them to drive the data bus so that a data byte can be read from the memory. The CE# line "turns on" the entire chip – it must be active for any read or write operations to occur.

The remainder of the lines shown in this figure constitute the address and data bus.

Some lines are missing! What are they?

(Gnd, Vcc)


4

The diagram shows the connection of a 74HC373 8-bit D-type flip-flop to an 8051 microcontroller and RAM. The 8051's Port 0 is connected to the RAM's D0-D7 data bus. The 74HC373's D inputs are connected to Port 0, and its Q outputs are connected to the RAM's A0-A7 address bus. The 74HC373's G input is connected to the 8051's ALE signal. The 74HC373's clock input (indicated by a triangle) is connected to the 8051's P2 bus. The 74HC373's \overline{OE} and \overline{W} inputs are connected to the 8051's \overline{RD} and \overline{WR} signals, respectively. The 74HC373's \overline{CS} input is connected to the 8051's PSEN signal. The 74HC373's VCC and GND pins are connected to the +5V and ground rails, respectively. The 8051's \overline{EA} pin is connected to +5V. The 8051's P0, P2, PSEN, \overline{RD} , and \overline{WR} pins are connected to the RAM's D0-D7, A0-A7, \overline{OE} , \overline{W} , and \overline{CS} pins, respectively. The 8051's P1, P3, and \overline{PSEN} pins are connected to NC (no connection).


- PSEN# is disconnected
- EA# is HIGH – where is the program stored?
- CS# on the RAM chip is the same as CE# - you'll see both on data sheets
- See the INTEL MCS51 manual for timing diagrams that explain how data is read from or written to the RAM by the 8051.

5

Processor Subsystem:




Memory Subsystem:



6

Only the control signals are shown. The address bus and data bus must also be connected to the RAM, ROM, and 8051, but have been removed in the figure for clarity. Provides a 64K linear memory space consisting of 32K RAM and 32K ROM. Either the RAM or ROM can fill the first 32K (0000h - 7FFFh) by flipping the DPDT "MON/RUN" switch. XIO# selects memory-mapped I/O devices.

(FE00-FEFF)



7