We have discussed his activities...

A convenient way to make a bank of combinational logic, or a collection of gates programmable logic devices. We use one on our R31JP (Xilinx 9536 PLD) to create the XIO select line, and to switch memory positions for mon/run Here's a simple model of part of a simple PAL.




But who is he?


How is he constructed?

Can we make our own?


Finite State Machines



See Horowitz and Hill, 2^{nd} edition, Chapter 8, for more details on these topics and descriptions of these included figures.








Note the schematic shorthand used to describe the programmable array


2

1

A combinational PAL (16L8, with 16 inputs max and 8 outputs max:




A PAL with registered outputs. The flip-flops can be used to make counters or as memory for "state". This is a 16R8



3




Display decoder, from Horowitz and Hill:



Two-Bit Selector: With race condition:


With a fix for static race condition:




5



Finite State Machine for a Motor Drive:



Hardware Implemenation:



Implementation of a 138 selector in CUPL:

```
Name
                demuxer;
Partno
                01;
Revision
                8/10/08;
Date
                PLD Expert;
Designer
                MIT;
Company
                None;
Location
Assembly
                None;
                g22v10;
Device
/* Simple combinatorial logic: 2-to-1 MUX */
pin 2 = a;
pin 3 = b;
pin 4 = c;
pin 5 = xiosel;
pin 14 = d;
pin 15 = e;
pin 16 = f;
pin 17 = g;
pin 18 = h;
pin 19 = i;
pin 20 = j;
pin 21 = k;
d = xiosel # !(!a & !b & !c);
e = xiosel # !(a & !b & !c);
f = xiosel # !(!a & b & !c);
g = xiosel # !(a & b & !c);
h = xiosel # !(!a & !b & c);
i = xiosel # !(a & !b & c);
j = xiosel # !(!a & b & c);
k = xiosel # !(a & b & c);
```