Dummy FPGA core to display menu at startup
Verilog SystemVerilog Batchfile
Switch branches/tags
Nothing to show
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Failed to load latest commit information.
release
.gitignore Initial commit. Jan 12, 2016
ReadMe.md
clean.bat Initial commit. Jan 12, 2016
cos.sv
lfsr.v
menu.png Add screenshot. Apr 29, 2016
menu.qpf
menu.qsf
menu.sdc
menu.sv
osd.v Code cleanup. Adjust menu size. Apr 29, 2016
pll.v
scandoubler.v
sram.sv
user_io.v
video_mixer.sv Add support for YPbPr video. Jan 10, 2017

ReadMe.md

It's a simple startup core to display menu.

Put this core to the root of SD card with name core.rbf. It will be loaded automatically upon MIST startup and menu will be displayed.

screenshot