



# **OUTLINE**

Synthesis flow

Design environment

Constraints

NanoSoc lab: system analysis and constraint strategy

Clock gate insertion

DFT: scan insertion, RAM wrappers

► NanoSoc lab: CG and DFT insertion

imec

© IMEC 2011




# **OUTLINE**

# Synthesis flow


► NanoSoc lab: system analysis and constraint strategy

► NanoSoc lab: CG and DFT insertion

imec







# **SYNTHESIS FLOW - SYNTHESIS ENGINES**

4 basic engines in synthesis tool:

- HDL compilation: Converts the RTL (VHDL, verilog, systemverilog) into an intermediate database format
- Synthesis: Converts the intermediate format into a generic (library independent) logic level netlist
- Mapping: Converts the logic netlist into a gate level netlist of standard cells from a technology library
- Optimization: Optimizes the netlist to meet timing, area and power constraints
  - logic level optimization (library independent):  $a+b=\overline{a.\overline{b}}$
  - gate level optimization (library dependent): i.e. combined functions in one cell (AOI)

imec

© IMEC 2011




# **SYNTHESIS FLOW - CONVERSION COMMANDS**

analyze = (HDL compiler) RTL syntax rule verification and translation into intermediate library

elaborate = synthesis + logic level optimisation

compile(\_ultra) = mapping + gate level optimisation

imec





# **SYNTHESIS FLOW - STA**


STA (static timing analysis) performs path delay calculations between:

- ▶ 2 FF's (reg2reg)
- ► Inputs to FF's (in2reg)
- ► FF's to outputs (reg2out)
- ► Inputs to outputs (in2out)


Path delay calculations are done with STA engine in the process of optimization in order to find a gate netlist solution that meets the timing of the constraints file.

imec

© IMEC 201







# **SYNTHESIS FLOW - STA**

#### **STA** limitations:

- ▶ Synchronous design: clocks control when new data is processed
- ► Can't analyze combinatorial feedback loops
- Clock domain crossings have to be handled by design and described in constraints
- No functional verification: checks timing between any reg2reg, in2reg, reg2out and in2out path in the assumption that data changes every clock cycle (= regardless of real operation) unless constrained otherwise

imec

© IMEC 2011



# **OUTLINE**

Synthesis flow

# Design environment

Constraints

NanoSoc lab: system analysis and constraint strategy

Clock gate insertion

DFT: scan insertion, RAM wrappers

► NanoSoc lab: CG and DFT insertion

imec

© IMEC 201

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DESIGN ENVIRONMENT**

Inputs for synthesis:

- Design RTL (vhdl, verilog, systemverilog)
- Standard cell core/IO libraries
- Memory libraries
- ▶ IP libraries
- Analog macro libraries
- Wireload model
- ► Constraints for timing, area, power


.lib (.db):
•timing
•power
•area


Design environment

imec

© IMEC 2011










# **DESIGN ENVIRONMENT**

# **Environment settings:**

- Gate delay: set\_operating\_conditions, set\_min\_library
  - Calculation based on cell characterisation
- Wire delay: set\_wire\_load\_model
  - Estimation based on area of hierarchical module and fanout



imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

### **DESIGN ENVIRONMENT**

# Gate delay - operating conditions:

set\_operating\_conditions -analysis\_type bc\_wc \

-min BCCOM -min\_library coreBC -max WCCOM -max\_library coreWC

set\_operating\_conditions -analysis\_type bc\_wc \

-min BCCOM -min\_library ioBC -max WCCOM -max\_library ioWC \

-object\_list [filter [find cell \*] {@pad\_cell == true}]

- analysis\_type: bc\_wc/on\_chip\_variation
- ▶ object\_list: overrides previous operating conditions for objects defined → for padcells only 2nd operating conditions are used

# Gate delay - library settings:

set\_min\_library coreWC.db -min\_version coreBC.db


set search\_path "path/to/libs/and/hdl"


imec

© IMEC 2011


DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS











# **DESIGN ENVIRONMENT**

Wire delay - wireload model:

- Used for estimating load of interconnect based on module area and fanout
- Described in cell library

# Library content:

```
wire_load(enG2000K){
    resistance : 0.0;
    capacitance : 0.000175;
    area : 0.0;
    slope : 0.5;
    fanout_length(1,584.6);
    fanout_length(2,714.5);
    fanout_length(3,811.1);.....
    fanout_length(9,0,2576.0);
}
wire_load(enG5000K){
    resistance : 0.0;
    capacitance : 0.000175;
    resistance : 0.0;
    capacitance : 0.00;
    slope : 0.5;
    fanout_length(1,1443.1);
    fanout_length(1,1443.1);
    fanout_length(1,1443.3);
    fanout_length(1,1443.3);
```



# **DESIGN ENVIRONMENT**


# Wire delay - wireload model:

set auto\_wire\_load\_selection true

 Automatically selects appropriate wireload model based on area of hierarchy level the wire is running in

set\_wire\_load\_mode top/enclosed/segmented

Area estimation model based on hierarchy of wiring



set\_wire\_load\_selection\_group -library libname WLgroupname

Reference to the appropriate WL group in a library

imec

IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DESIGN ENVIRONMENT**

# Macro compiler views:

- ► STA (synthesis, P&R, sign-off): .lib (.db)
- ► Timing simulation: .vhd, .v
- ► ATPG: .tmax
- ► P&R:.lef

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **OUTLINE**

#### Constraints

NanoSoc lab: system analysis and constraint strategy

► NanoSoc lab: CG and DFT insertion

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

### CONSTRAINTS

# Design rule constraints:

- all library related constraints defining boundaries of operation for capacitance, transition, fanout
- mostly defined in library but can also be redefined in design: can be specified for the full library or per cell
- highest priority: accuracy is only guaranteed within boundaries of operation of the gates, so when design rule constraints are met

#### Optimisation constraints:

- b design related timing, area and power constraints defined by designer
- only timing constraints are requirements for correct operation
- area and power are merely desirable constraints with no influence on operation

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **CONSTRAINTS - DESIGN RULE CONSTRAINTS**

#### Fanout:

set\_max\_fanout 4 [get\_designs spi]

- defines allowed fanout for input port/design/libpin
- ▶ library: default\_max\_fanout is defined as general rule

# Capacitance:

- defines allowed capacitance on net connected to clock/input port/design/libpin
- library: max\_capacitance is defined for each output

#### Transition:

set\_max\_transition 20 [get\_lib\_pin -of\_object [get\_pins I\_SDO/O]]

- ▶ defines allowed transition on clock/port/design/libpin
- library: default\_max\_transition is general rule and/or max\_transition on each input

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

### **CONSTRAINTS - TIMING CONSTRAINTS**

#### Interaction with outside world:

Clock timing (clock definition)
 Input/output timing (relation to clock)
 Input drive (input transition)
 Output load (output capacitance)

# Architecture:

Different operating modes (case analysis)Different clock domains (clock groups)

Polling protocols between blocks (multi cycle paths, false paths)
 Synchronized inputs/signals (multi cycle paths, false paths)

Clock muxes (case analysis)Clock dividers (clock definition)

imec

© IMEC 2011


DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



imec

© IMEC 2011

# **CONSTRAINTS - TIMING CONSTRAINTS** Clock timing: create\_clock -name SYSTEM\_CLK -period 10 -waveform {0 5} [get\_ports CLK] : defines waveform and period of clock CLKIN $set\_clock\_latency~2~SYSTEM\_CLK:$ defines a delay from the clock port to the clock input of FF? Clock latency represents the delay of the clock tree that will be inserted in BE mostly effect on input/output port timing CLKINI options: -source, -min, -max, -early, -late set\_clock\_uncertainty 0.5 SYSTEM\_CLK: Clock skew defines a delay between different clock inputs of FF's represents the skew that may exist on the fanout of different clock branches options: -hold, -setup, -from/-to set\_clock\_transition 0.1 SYSTEM\_CLK: defines a transition time on the clock net options: -min, -max





# **CONSTRAINTS - TIMING CONSTRAINTS**

# Input transitions:

set\_input\_transition 2.95 [get\_ports IN]

- sets transition time on input necessary to calculate delay of input padcell
- options: -min, -max

# Output load:

set load 100 [all outputs]

sets output capacitance

set\_fanout\_load 3 [get\_ports PAD\_SEROUT]

sets fanout of output port/design/libpin

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **CONSTRAINTS - TIMING CONSTRAINTS**

# Timing exceptions:

set\_clock\_groups -asynchronous -group SYSTEM\_CLK -group SPI\_CLK -name async1

b defines two clock domains where no clock crossing data flow needs not be verified

set\_multicycle\_path 2 -end -from ff1/CK -to ff2/D

- defines a double period margin to go from from-port to to-port
- options: -hold, -setup, -start, -end

set\_false\_path -from ff1/CK -to ff2/D

- $\,\blacktriangleright\,\,$  defines a path that may be ignored during STA
- options: -hold, -setup

set\_max\_delay 5.0 -from ff1/CK -to ff2/D

defines a maximum delay between two nodes

set\_case\_analysis I I\_SDO/E2


- defines the state of an input during STA
- b to be used in multi mode designs or to set cell parameters


imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS









# **CONSTRAINTS - MACRO**

#### Macro .lib:

- ► Minimal required: design rule constraints
- If no timing available in .lib  $\Rightarrow$  define optimisation constraints:
  - If synchronous signals: set\_input\_delay, set\_output\_delay w.r.t. virtual clock
  - If combinatorial path through macro: set\_max\_delay
- ▶ If clock input plus output timing available related to clock input
  - $\Rightarrow$  macro is considered a sequential element

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **OUTLINE**

#### Constraints

NanoSoc lab: system analysis and constraint strategy


► NanoSoc lab: CG and DFT insertion

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS





# **NANOSOC - ANALYSIS**

#### Clocks:

- ► CLK, CLK2, CLKPLL
- ► Logically exclusive clocks: CLKPLL/CLK2 (common clockdomain)
- Only clock crossing datatransfer from CLKPLL/CLK2 to CLK (CntrValue)

### Macro's:

- ▶ 2 RAM's in XOriginalOnClk
- ▶ PLL in XExtraOnClk2

# DFT in RTL:

- RAM wrappers driven by pad\_test
- Synchronous reset bypasses driven by pad\_test
- Clock mux driven by pad\_bypass\_pll selects CLKPLL in functional mode and CLK2 in test mode
- Scan chain driven by pad\_scan\_enable

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **NANOSOC - ANALYSIS**


Functional mode: (pad\_test = '0', pad\_bypass\_pll = '0', pad\_scan\_enable = '0')

- XExtraOnClk2 runs completely on CLKPLL
- XOriginalOnClk and XExtraOnClk run on CLK
- Synchronisation of pad\_reset in CLK domain, pad\_reset2 in CLKPLL domain, pad\_interrupt in both CLK and CLKPLL domains

# Test mode: (pad\_test = '1', pad\_bypass\_pll = '1')

- XExtraOnClk2 runs completely on CLK2
- XOriginalOnClk and XExtraOnClk run on CLK
- CLK2 = CLK apart from skew
- RAM wrappers activated
- Synchronised reset circuits bypassed by external resets
- ▶ No asynchronous inputs, also CntrValue is now a synchronous signal!

imec





# NANOSOC - CONSTRAINT STRATEGY

Define constraint settings per operation mode: functional mode, test mode

# Clock timing constraints:

- ▶ Define clock characteristics with create\_clock, set\_clock\_latency, set\_clock\_uncertainty
  - CLK @ 100MHz in functional mode, @ 20MHz in test mode, net latency:0.3ns, source latency:0.4ns, skew: 0.3ns
  - CLK2 @ 20MHz in test mode, irrelevant in functional mode, net latency:0.2ns, source latency:0.2ns, skew: 0.3ns
  - CLKPLL @ 240MHz in functional mode, irrelevant in test mode, net latency of 0, skew: 0.3ns
- Create virtual clock as reference for chip IO's
- Express clock relations with set\_clock\_groups

# Clock crossing constraints:

Set timing exception on signals crossing clock domains with set\_multicycle\_path: CntrValue

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **NANOSOC - CONSTRAINT STRATEGY**

#### IO timing constraints:

- ▶ All synchronous inputs are going to CLK domain, CLK2 domain receives only either asynchronous inputs which get synchronised or operation mode inputs
- Constrain synchronous inputs with set\_input\_delay/set\_input\_transition w.r.t. virtual clock (not necessary for inputs going to black boxes like PLL nor for operation mode inputs like pad\_test, pad\_bypass\_pll)
  - Input delays: 0.5ns
  - Input transitions: min 0.5ns, max 6ns
  - [all\_inputs],[get\_ports \*]
- Constrain synchronous outputs with set\_output\_delay/set\_load w.r.t. virtual clock (not mandatory for outputs coming directly from black box)
  - Output delays: 0.5ns
  - Output loads: I 0pF
  - [all\_outputs], [get\_ports \*]
- Set timing exception on synchronised inputs with set\_false\_path: pad interrupt, pad\_reset, pad\_reset2 (in test mode these are also generated synchronously with test clock by test vehicle!)
- Fix state of test mode inputs with set\_case\_analysis: pad\_test, pad\_bypass\_pll, pad\_scan\_enable

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY IORGO TSOUHLARAKIS



# **NANOSOC - EXERCISE**

### Preparation:

- ▶ cd ~/private
- ► cp -r ~group I /public/nanosoc . (subdir. synthesis I, hdl, libraries)
- ► cd nanosoc

Complete timing constraints file for functional operation according to previously defined specs:

- cd synthesis l/scripts
- ▶ nedit timingconstraints.tcl and replace "<<>>>" with some valid arguments
- Command syntax can be checked inside dc\_shell with 'man <cmd>' (see next to invoke dc\_shell)

# Run synthesis:

- cd ~/private/nanosoc/synthesis I/rundir
- source source me
- dc\_shell
- Copy content of scripts/main.tcl line by line in dc\_shell

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

42

# **OUTLINE**

Synthesis flow

Design environment

#### Constraints

► NanoSoc lab: system analysis and constraint strategy

# Clock gate insertion

DFT: scan insertion, RAM wrappers

► NanoSoc lab: CG and DFT insertion

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS




# **CLOCK GATING**


Purpose: dynamic power saving on blocks/registers and clock tree by disrupting the access of the clock during inactivity


imec

© IMEC 201











# **CLOCK GATING**

Purpose: power saving on inactive blocks/registers and clock tree

Clock gate = gate with different inputs of which at least one input is a clock, the other inputs are considered as enable pins for that/those clock(s) by the synthesis tool

imec

© IMEC 201

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **CLOCK GATING**

Purpose: power saving on inactive blocks/registers and clock tree

Clock gate = gate with different inputs of which at least one input is a clock, the other inputs are considered as enable pins for that/those clock(s) by the synthesis tool

Can be introduced in design in RTL (mostly on architectural level) or during synthesis (register level)

imec

© IMEC 2011



# **CLOCK GATING**

Purpose: power saving on inactive blocks/registers and clock tree

Clock gate = gate with different inputs of which at least one input is a clock, the other inputs are considered as enable pins for that/those clock(s) by the synthesis tool

Can be introduced in design in RTL (mostly on architectural level) or during synthesis (register level)

# Styles:

- ► Latch free clock gates
- Latch based clock gates

imec

© IMEC 201

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **CLOCK GATING - CRITERIA**

Clock gates are inserted when three conditions are fulfilled:


- Enable condition: mux should exist in register's data path that cannot be removed by optimization
- Setup condition: It checks that the enable signal comes from a register that is clocked by the same clock, and same edge as the register being gated. The enable signal may not be driven by a design input port either. Applies to latch-free clock gating only.
  - Design input constraint can be overridden by setting 'power\_cg\_derive\_related\_clock true'
  - Both clock constraints can be overridden by setting 'power\_cg\_ignore\_setup\_condition true' or by setting 'set\_clock\_gating\_registers -include'
- Width condition: specified by 'set\_clock\_gating\_style -minimum\_bitwidth'


imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS










# **CLOCK GATING - LATCH BASED CG**



# EN event may not cause any active ENCLK event:


- ► EN is allowed to change during both states of CLK
- thold correct by construction: ENQ always later than CLK
- Window compared to latch-free CG: full period of CLK available for change of EN

imec

© IMEC 201

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **CLOCK GATING - LATCH BASED CG**



# EN event may not cause any active ENCLK event:

- ► EN is allowed to change during both states of CLK
- thold correct by construction: ENQ always later than CLK
- Window compared to latch-free CG: full period of CLK available for change of EN

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **CLOCK GATING - LATCH FREEVS LATCH BASED**

# Styles:

- Latch free clock gates:
  - clipping or glitching may occur: timing should be verified and controlled
  - commonly used in RTL code to save power on block level
- Latch based clock gates:
  - hold timing is correct by construction
  - mostly added during synthesis to save power on register level
  - also latch-free CG's in RTL code can be converted to latch based style
  - Integrated CG's or composed CG's

imec

@ IMEC 201

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **CLOCK GATING - INTEGRATED CG**

# Advantages:

- More compact than composed latch-based CG's
- ▶ No skew between latch clock and gate clock
- ► Setup and hold times defined in cell description
- Powerreduction

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **CLOCK GATING - INTEGRATED CG**

# Types of ICG's:

- latch\_posedge
- ► latch\_negedge
- ▶ latch\_posedge\_precontrol
- latch\_negedge\_precontrol
- latch\_posedge\_postcontrol
- latch\_negedge\_postcontrol
- latch\_posedge\_precontrol\_obs
- latch\_negedge\_precontrol\_obs
- latch\_posedge\_postcontrol\_obs
- latch\_negedge\_postcontrol\_obs

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **CLOCK GATING - INTEGRATED CG** Types of ICG's: latch\_posedge latch\_posedge\_precontrol ► latch\_negedge\_precontrol ► latch\_posedge\_postcontrol ► latch\_negedge\_postcontrol QENQ D ENCLK ► latch posedge precontrol obs ► latch\_negedge\_precontrol\_obs CLK-CK ► latch\_posedge\_postcontrol\_obs ► latch\_negedge\_postcontrol\_obs imec © IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS 60




# **CLOCK GATING - INTEGRATED CG**

# Types of ICG's:

- latch\_negedge

- latch\_posedge\_postcontrol
- latch\_negedge\_postcontrol
- ► latch\_posedge\_precontrol\_obs
- ► latch negedge precontrol obs
- ► latch\_posedge\_postcontrol\_obs
- ► latch negedge postcontrol obs



imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **CLOCK GATING - CG OPERATIONS**

# Check available ICG's in library through attribute:

get\_lib\_cells fsa0a\_c\_generic\_core\_ss0p9v125c/\* -filter "@clock\_gating\_integrated\_cell != nil" ► Finds ICG's in library

get\_lib\_attribute [get\_object [get\_lib\_cells fsa0a\_c\_generic\_core\_ss0p9v125c/\* -filter \ "@clock\_gating\_integrated\_cell != nil"]] clock\_gating\_integrated\_cell ► Finds ICG's types in library

# To check timing on coded latch-free CG's during STA:

set\_clock\_gating\_check -setup 0.05 -hold 0.04 [get\_cells -hier \*clockgate\*]

# Switch coded latch-free CG's to ICG's:

set\_clock\_gating\_style -minimum\_bitwidth I -positive\_edge\_logic integrated:GCKESXI \ -negative\_edge\_logic integrated:GCBESX I

Sets ICG type to switch to

replace\_clock\_gates -global

To switch to ICG's

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **CLOCK GATING - CG OPERATIONS**

# Automatic insertion of ICG's:

set\_clock\_gating\_style -minimum\_bitwidth I -positive\_edge\_logic integrated:GCKESXI \ -negative\_edge\_logic integrated:GCBESX I

► Sets ICG type to insert

compile(\_ultra) -clock\_gate

► To insert CG's during mapping

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **OUTLINE**

► NanoSoc lab: system analysis and constraint strategy

# DFT: scan insertion, RAM wrappers


► NanoSoc lab: CG and DFT insertion

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS





# **DFT-TESTING OF CHIPS**

During manufacturing, defects may occur on a chip due to impurities  $\Rightarrow$  Testing required to detect faulty chips.

Test methodologies over the years

► Early days testing by means of functional test vectors

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **DFT-TESTING OF CHIPS**

During manufacturing, defects may occur on a chip due to impurities  $\Rightarrow$  Testing required to detect faulty chips.

# Test methodologies over the years

- ► Early days testing by means of functional test vectors
- Applying dedicated test vectors optimized for failure detection through scan chains added by synthesis (test vectors generated automatically by ATPG tool)

imec

© IMEC 201

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT-TESTING OF CHIPS**

During manufacturing, defects may occur on a chip due to impurities  $\Rightarrow$  Testing required to detect faulty chips.

# Test methodologies over the years

- Early days testing by means of functional test vectors
- Applying dedicated test vectors optimised for failure detection through scan chains added by synthesis (test vectors generated automatically by ATPG tool)
- ▶ BIST: test circuitry added in RTL to generate test vectors internally

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **DFT-TESTING OF CHIPS**

During manufacturing, defects may occur on a chip due to impurities  $\Rightarrow$  Testing required to detect faulty chips.

# Test methodologies over the years

- ► Early days testing by means of functional test vectors
- Applying dedicated test vectors optimized for failure detection through scan chains added by synthesis (test vectors generated automatically by ATPG tool)
- ▶ BIST: test circuitry added in RTL to generate test vectors internally

DFT = Design for Test : adding specific circuitry to the design for test purpose only

imec

© IMEC 201

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT-TESTING OF CHIPS**

During manufacturing, defects may occur on a chip due to impurities  $\Rightarrow$  Testing required to detect faulty chips.

#### Test methodologies over the years

- Early days testing by means of functional test vectors
- Applying dedicated test vectors optimized for failure detection through scan chains added by synthesis (test vectors generated automatically by ATPG tool)
- ► BIST: test circuitry added in RTL to generate test vectors internally

DFT = Design for Test : adding specific circuitry to the design for test purpose only

imec

© IMEC 2011



# **DFT - SCAN CHAINS**

# Types of scan chains:

- LSSD scan style
- ► Clocked-scan scan style
- ► Multiplexed-FF scan style

imec

@ IMEC 201

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - SCAN CHAINS**

# Types of scan chains:


- ► LSSD scan style
- ► Clocked-scan scan style
- ► Multiplexed-FF scan style


imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS












# DFT - SCAN CHAINS Multiplexed-FF scan style: scan cell TE TI TE CK DIGITAL DESIGN/FLOW: LOGIC SYNTHESISBY/ORGO TSOUHLARAKIS 25






































Scan paths provide means to **control** and **observe** the different logic nodes on the chip. When a node can be controlled and observed with a set of test bits it is called **detectable**. ATPG tools generate these bits for all nodes on the chip resulting in a set of **test vectors**.


imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



Scan paths provide means to **control** and **observe** the different logic nodes on the chip. When a node can be controlled and observed with a set of test bits it is called **detectable**. ATPG tools generate these bits for all nodes on the chip resulting in a set of **test vectors**.




imec

@ IN

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - QUALITY OF TEST VECTORS**

Scan paths provide means to **control** and **observe** the different logic nodes on the chip. When a node can be controlled and observed with a set of test bits it is called **detectable**. ATPG tools generate these bits for all nodes on the chip resulting in a set of **test vectors**.




imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



Scan paths provide means to **control** and **observe** the different logic nodes on the chip. When a node can be controlled and observed with a set of test bits it is called **detectable**. ATPG tools generate these bits for all nodes on the chip resulting in a set of **test vectors**.




imec

© IMEC 20

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - QUALITY OF TEST VECTORS**

Scan paths provide means to **control** and **observe** the different logic nodes on the chip. When a node can be controlled and observed with a set of test bits it is called **detectable**. ATPG tools generate these bits for all nodes on the chip resulting in a set of **test vectors**.




imec

© IMEC 2011



Scan paths provide means to **control** and **observe** the different logic nodes on the chip. When a node can be controlled and observed with a set of test bits it is called **detectable**. ATPG tools generate these bits for all nodes on the chip resulting in a set of **test vectors**.




imec

@ IMEC 20

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - QUALITY OF TEST VECTORS**

Scan paths provide means to **control** and **observe** the different logic nodes on the chip. When a node can be controlled and observed with a set of test bits it is called **detectable**. ATPG tools generate these bits for all nodes on the chip resulting in a set of **test vectors**.




imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



Scan paths provide means to **control** and **observe** the different logic nodes on the chip. When a node can be controlled and observed with a set of test bits it is called **detectable**. ATPG tools generate these bits for all nodes on the chip resulting in a set of **test vectors**.



imec

© IMEC 2

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - QUALITY OF TEST VECTORS**

Scan paths provide means to **control** and **observe** the different logic nodes on the chip. When a node can be controlled and observed with a set of test bits it is called **detectable**. ATPG tools generate these bits for all nodes on the chip resulting in a set of **test vectors**.

**Fault coverage** = ratio of detectable over total amount of logic nodes. It expresses:

- Quality of test vectors
- ightharpoonup Testability of design ightarrow can be improved with DFT

**Test coverage**: when untestable nodes are omitted from total amount of nodes. It expresses:

Quality of test vectors

imec


© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS




imec


# Problem: 2 successive FF's with different clock polarity results in data flowing through 2 FF's in one clock cycle (min timing violation) Solution: clock pulse polarity determines the order of falling edge and rising edge FF's chosen by DC






imec









DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - MIXING CLOCKS**

# Solutions:

imec

- ▶ use a common test clock to test circuit
- add lockup-latch in between FF's belonging to different clockdomains
- define appropriate clock schedule
- split scan chain in 2 separate chains

imec

© IMEC 2011



# **DFT - MIXING CLOCKS**

# Solutions:

- use a common test clock to test circuit
- ▶ add lockup-latch in between FF's belonging to different clockdomains
- ► split scan chain in 2 separate chains


imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - MIXING CLOCKS**

# Solution:

use a common test clock to test circuit  $\Rightarrow$  define test mode in which you pass same clock to all FF's



imec

© IMEC 2011


DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **DFT - MIXING CLOCKS**

# Solution:

▶ use a common test clock to test circuit ⇒ define test mode in which you pass same clock to all FF's



2 modes of operation: normal mode, test mode (single-mode optimization, multi-mode STA):

- ▶ set\_case\_analysis 0/1 TESTMODE
- Specify constraints per mode, i.e. test clock's frequency
- Disadvantage: min timing closure may require balancing of all clock domains or local min time fixing of clock crossing signals

imec

MEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

102

# **DFT - MIXING CLOCKS**

# Solutions:

- use a common test clock to test circuit
- ▶ add lockup-latch in between FF's belonging to different clockdomains
- define appropriate clock schedule
- split scan chain in 2 separate chains


imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# DFT - MIXING CLOCKS Solution: Automatic insertion of lockup-latch in scan path is resolving shift cycle




# **DFT - MIXING CLOCKS**

# Solution:

imec

Automatic insertion of lockup-latch in scan path is resolving shift cycle

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



Disadvantage: problem remains in capture cycle when functional paths are enabled
 clocks still need to be scheduled appropriately according to direction of 'clock crossing' data (receiving clock first, sending clock last)

imec

© IMEC 2011



# **DFT - MIXING CLOCKS**

# Solutions:

- ▶ use a common test clock to test circuit
- define appropriate clock schedule

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - MIXING CLOCKS**

# Solution:

In case of 2 external clocks, clock order can be controlled: order should reflect direction of 'clock crossing' data





imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **DFT - MIXING CLOCKS**

### Solution:

In case of 2 external clocks, clock order can be controlled: order should reflect direction of 'clock crossing' data



- Choose the appropriate clock order according to capture cycle, scan chain will adapt order for both capture and shift cycle
- Disadvantage: works only if data crosses in one direction in capture cycle

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - CLOCK GATES**

Problem: When CG's are inserted in the design, clocking of circuitry is dependent on logic driving EN. However, during test mode, all FF's in the scan chains should shift, not to interrupt the chain.

Solution: Add controllability on CG to control clocks during shift operation only, not during capturing, since during capturing, logic path should be enabled in order to test it.

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **DFT - CLOCK GATES**

Problem: When CG's are inserted in the design, clocking of circuitry is dependent on logic driving EN. However, during test mode, all FF's in the scan chains should shift, not to interrupt the chain.

Solution:Add controllability on CG to control clocks during shift operation only, not during capturing, since during capturing, logic path should be enabled in order to test it.  $\Rightarrow$  Can be obtained with TE (scan enable).

imec


© IMEC 201

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - CLOCK GATES**

Problem: When CG's are inserted in the design, clocking of circuitry is dependent on logic driving EN. However, during test mode, all FF's in the scan chains should shift, not to interrupt the chain.

Solution:Add controllability on CG to control clocks during shift operation only, not during capturing, since during capturing, logic path should be enabled in order to test it.  $\Rightarrow$  Can be obtained with TE (scan enable).



set\_clock\_gating\_style ..... -control\_point before -control\_signal scan\_enable

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **DFT - INTEGRATED CG**

# Types of ICG's:

- latch\_posedge
- latch\_negedge
- latch\_posedge\_precontrol
- latch\_negedge\_precontrol
- latch\_posedge\_postcontrol
- latch\_negedge\_postcontrol
- latch\_posedge\_precontrol\_obs
- latch\_negedge\_precontrol\_obs
- latch\_posedge\_postcontrol\_obs
- latch\_negedge\_postcontrol\_obs


imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - INTEGRATED CG**

# Types of ICG's:

- ► latch\_posedge
- ► latch\_negedge
- latch\_posedge\_precontrol
- ► latch\_negedge\_precontrol
- ► latch\_posedge\_postcontrol
- ► latch\_negedge\_postcontrol
- ► latch posedge precontrol obs
- ► latch\_negedge\_precontrol\_obs
- ► latch\_posedge\_postcontrol\_obs
- ► latch\_negedge\_postcontrol\_obs




set\_clock\_gating\_style ..... -control\_point before -control\_signal scan\_enable

imec


© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS












# Problem: functional description is mostly missing in macro lib (macro is blackbox) • Logic in front of macro inputs is not observable • Logic behind macro outputs is not controllable





# **DFT - SCAN PATH SPECS**

# Test protocol:

- Strobe before clock
- Strobe after clock

Test frequency: generally lower than operating frequency to prevent damage due to high power consumption (much more nodes toggle thanks to high efficient test vectors)

New ports or existing ports can be defined as scan input/output.

PO used as scan output: output mux is placed in front of padcell

Bidirectional ports used as scan input/output: control logic is placed around padcell.

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **DFT - SCAN PATH SPECS**

# Test protocol:

- set test\_default\_delay 0 : defines when inputs (PI and scan inputs) are applied in capture cycle (before strobe and clock edge)
- set test\_default\_bidir\_delay 0 : same but for bidirectional paths + specifies when output path is released
- set test\_default\_strobe 20: defines when output (PO and scan outputs) is read by tester
- set test\_default\_period 50: defines cycle time for both shifting and capturing

## Scan style:

set test\_default\_scan\_style multiplexed\_flip\_flop : defines scan style (default)

# Scan ports:

- set\_dft\_signal -type Reset -active\_state 0 -port [get\_port ARST] -view existing\_dft
- set\_dft\_signal -type ScanEnable -port [get\_port CS] -active\_state I -hookup\_pin [get\_pin I\_CS/O] \ -view spec -usage {scan clock\_gating}
- set\_dft\_signal -type ScanDataIn -port [get\_port SDI] -view spec
- set\_dft\_signal -type ScanDataOut -port [get\_port SDO] -view spec
- set\_dft\_signal -type ScanClock -port [get\_port CLK] -timing [list 25 45] -view existing\_dft
- ▶ set\_dft\_signal -type **ScanClock** -port [get\_port SCK] -timing [list 45 25] -view existing\_dft
- set\_dft\_signal -type TestMode -port [get\_port TEST\_ENABLE] -active\_state 1 -view existing\_dft

imec

@IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY IORGO TSOUHLARAKIS



# **DFT - SCAN PATH SPECS**

## Scan path definitions:

- set\_scan\_configuration -replace false -style multiplexed\_flip\_flop -clock\_mixing mix\_edges -chain\_count I
- ▶ set\_scan\_configuration -style multiplexed\_flip\_flop -clock\_mixing mix\_clocks -chain\_count l
- set\_scan\_path ScanChain I -view spec -scan\_data\_in [get\_port SDI] -scan\_data\_out [get\_port SDO] scan\_master\_clock [get\_port CLK]

imec

© IMEC 201

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

123

# **DFT - SCAN PATH SPECS**

# Creation of test protocol

 create\_test\_protocol: creation of test protocol based on scan specs (style, ports, timing) and verification of the specs' consistency

# Verification of design against test protocol:

• dft\_drc [-pre\_dft] [-coverage\_estimate]: verifies consistency of design against created test protocol

# Scan chain preview:

preview\_dft-reports the effects of scan insertion based on the scan specs without implementing scan

# Scan chain insertion:

insert\_dft

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS



# **OUTLINE**

► NanoSoc lab: system analysis and constraint strategy

# DFT: scan insertion, RAM wrappers

► NanoSoc lab: CG and DFT insertion

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

**NANOSOC - ANALYSIS** wrapperl wrapper2 CLK XOriginalOnClk XExtraOnClk XExtraOnClk2 CntrValue PLL async\_interrupt bypass\_p11 imec DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS © IMEC 2011 126



# **NANOSOC - ANALYSIS**

- ► CLK, CLK2, CLKPLL
- ► Logically exclusive clocks: CLKPLL/CLK2 (common clockdomain)
- ► Only clock crossing datatransfer from CLKPLL/CLK2 to CLK (CntrValue)

## Macro's:

- ▶ 2 RAM's in XOriginalOnClk
- ▶ No functional description of RAM in .lib: RAM's are black boxes
- ► PLL in XExtraOnClk2

### DFT in RTL:

- ► Test wrappers: driven by pad\_test added to improve logic's testability
- Synchronous reset bypasses: driven by pad test
- Clock mux: driven by pad\_bypass\_pll selects CLKPLL in functional mode and CLK2 in test mode
- Scan chain: driven by pad scan enable

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **NANOSOC - ANALYSIS**

Functional mode: (pad\_test = '0', pad\_bypass\_pll = '0', pad\_scan\_enable = '0')

- XExtraOnClk2 runs completely on CLKPLL

# Test mode: (pad\_test = '1', pad\_bypass\_pll = '1')


- XExtraOnClk2 runs completely on CLK2
- XOriginalOnClk and XExtraOnClk run on CLK
- CLK2 = CLK apart from skew: set\_clock\_latency -source
- RAM wrappers activated
- Synchronised reset circuits bypassed by external resets
- ▶ No asynchronous inputs, also CntrValue is now a synchronous signal that should propagate in I cycle!

imec

© IMEC 2011

DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS





# **NANOSOC - TEST STRATEGY**

I scan chain with mixed clocks (CLK and CLK2)

no lock-up latch required since timing relation of clocks chosen such that no min timing violations are possible for data crossing (CntrValue), both in shift and capture cycle

Scan input: existing port pad\_prom\_din

Scan output: existing port pad\_prom\_oe

imec



# **NANOSOC - EXERCISE**

# Preparation:

- ▶ cd ~/private/nanosoc
- cp -r ~group I/public/nanosoc/synthesis2 .

# Complete scan insertion file according to previously defined strategy:

- cd synthesis2/scripts
- ▶ nedit insertscan.tcl and replace "<<>>>" with some valid arguments
- Command syntax can be checked inside dc\_shell with 'man <cmd>' (see next to invoke dc\_shell)

# Run synthesis:

- cd ~/private/nanosoc/synthesis2/rundir
- source source\_me
- dc\_shell
- Copy content of scripts/main.tcl line by line in dc\_shell

imec

© IMEC 2011 DIGITAL DESIGN FLOW: LOGIC SYNTHESIS BY JORGO TSOUHLARAKIS

# **NANOSOC - CONSTRAINTS TEST MODE**

# Clock timing constraints:

- ► Clock characteristics:
  - CLK @ 20MHz in test mode, rising @ 20ns, falling @ 38ns
  - CLK2 @ 20MHz in test mode, rising @ 22ns, falling @ 40ns
  - CLKPLL irrelevant in test mode

# Clock crossing constraints:

CntrValue can now also be considered as a synchronous data path since clock relation of 2 concerning clocks is tailored to allow synchronous operation

imec

© IMEC 2011



# **NANOSOC - CONSTRAINTS TEST MODE**

# IO timing constraints:

- ► All inputs and outputs are now synchronous signals (test machine)
  - VIRTUAL\_CLK is reference for inputs, 20MHz rising @ 0ns, falling @ 22.5ns
  - Input delays: 0.5ns w.r.t. rising edge of VIRTUAL\_CLK
  - VIRTUAL\_CLK\_STROBE is reference for outputs, 20MHz rising @ 18ns, falling @ 38ns
  - Output delays: 0.5ns w.r.t. rising edge of VIRTUAL\_CLK\_STROBE
- Fix state of test mode inputs with set\_case\_analysis: pad\_test, pad\_bypass\_pll, pad\_scan\_enable

imec