

**IMEC TRAINING****CLASSICAL DESIGN FLOW FOR  
TAPEOUT WITH UMC 90NM  
TECHNOLOGY VIA EUROPRACTICE****POWER ANALYSIS AND REDUCTION IN  
DIGITAL ASICS**

VWB@IMEC.BE

**AGENDA****The power problem**

Power dissipation in CMOS &amp; calculation

Techniques for dynamic and leakage power reduction

Power analysis in practice

## POWER ISSUES


Dynamic (active) Power increases with design size & speed

Heat dissipation issue

Static (leakage) Power increases exponentially as threshold voltage is scaling down

Low battery life in standby

**Many re-spins are a result of Power issues**




Source: [2]

imec

© IMEC 2010

-3

## VOLTAGE AND VT SCALING : LOW POWER



imec

© IMEC 2010

-4

## AGENDA

The power problem


Power dissipation in CMOS & calculation

Techniques for dynamic and leakage power reduction

Power analysis in practice

## POWER DISSIPATION IN CMOS

$$P = P_{sw} + P_{sc} + P_{lk}$$



## P<sub>SW</sub> : DEFINITION

$$P_{sw} = \text{Toggle\_rate} \times 0.5 \times V_{dd}^2 \times C$$

Toggle\_rate : estimated or from vcd/saif file

$C = \text{sum}(C_{in}) + \text{wire cap}$

Estimated wire\_cap = f(wire\_load\_model, fanout)

Real wire\_cap (available after layout .spef file)

In .lib file (UMC 90nm):

capacitive\_load\_unit(1.0,pf) ;

imec

© IMEC 2010

-7

## P<sub>SW</sub> : EXAMPLE WIRE LOAD MODEL

```
wire_load(enG5K) {
    resistance : 0.0;
    capacitance : 0.0001382 ;
    area : 0.0;
    slope : 0.5;
    fanout_length(1,9.0) ;
    fanout_length(2,19.1) ;
    fanout_length(3,30.5) ;
    .....
; ➔ fanout=3 => wire_cap=3*30.5*0.0001382 pf
```

imec

© IMEC 2010

8

## P<sub>sw</sub> : REPORT\_POWER\_CALCULATION <NET>

Net Switching Power Calculation

net: di

driver: interrupt\_pad/U\_inputpad\_padlim/O

Switching power = 3.209e-09 W

net switching power = switching energy \* net toggle rate

Switching Energy Per Transition = 0.01604

switching energy = 0.5 \* capacitance \* voltage ^ 2

total net capacitance = 0.03961

voltage = 0.9000

Net Toggle Rate = 0.0002000 (user annotated)

## P<sub>sc</sub>

= internal short circuit power + power due to  
switching of internal caps

Depends on capacitive load + transition times

In .lib file (UMC 90nm) (unit = mW)

## Psc : EXAMPLE FOR INPUT PAD

```
internal_power() {
  when : "SMT";
  related_pin : "I";
  power(POWER_7x7) {
    index_1("0.250000,0.500000,1.000000,1.500000,2.000000,3.000000,6.000000");
    index_2("0.001200,0.003617,0.010903,0.032863,0.099058,0.298583,0.900000");
    values("4.842391,4.845911,4.873175,4.999891,5.527983,6.998868,9.571602",\
           "5.795874,5.800767,5.828511,5.957631,6.580600,8.133887,10.811020",\
           "7.136830,7.139742,7.120689,7.287411,8.115300,9.996489,13.196958",\
           .....
  );
}
```

Annotations in the original image:

- ← trans (pointing to index\_1)
- ← cap (pointing to index\_2)
- trans (pointing to the third row of values)
- cap (pointing to the second row of values)

imec

© IMEC 2010

11

## Psc : REPORT\_POWER\_CALCULATION <PIN> ...

Pin Internal Power Calculation

cell: interrupt\_pad/U\_inputpad\_padlim (UYFNGA)

pin: O

path source: I

state condition: !SMT

State and Path Dependent Rise Pin Internal Power = 2.851e-06 W

pin internal power = internal energy \* pin toggle rate

State and Path Dependent Rise Pin Toggle Rate = 0.0001000 (estimated)

.....

imec


© IMEC 2010

12

## $P_{LK}$

= leakage power

Depends on state



In .lib file (UMC 90nm) (unit = pW)

Eg.

```
leakage_power() {
  when : "!I * !IE * !PU * !PD * SMT";
  value : 185420.00;
```

## $P_{LK}$ : REPORT\_POWER\_CALCULATION <INSTANCE>

Cell Leakage Power Calculation

cell: interrupt\_pad/U\_inputpad\_padlim (UYFNGA)

state condition: !I \* !IE \* !PU \* !PD \* !SMT

State Dependent Leakage Power = 1.782e-07 W

cell leakage power = leakage power value \* state probability

State Probability = 0.9560 (estimated)

.....

## AGENDA

The power problem

Power dissipation in CMOS & calculation

Techniques for dynamic and leakage power reduction

Power analysis in practice

## TECHNIQUES FOR DYNAMIC AND LEAKAGE POWER REDUCTION

Adapt the clock tree



Tune the logic

Use multiple VT cells

Tune VDD

Power shutoff (PSO)

Control the substrate bias

Use multiple transistor lengths

Architectural changes

Comparison of main power reducing techniques



## ADAPT THE CLOCK TREE

Up to 50 % or more of the dynamic power savings

- ▶ Clock always toggles
- ▶ Large capacitive load

Clock gating is mandatory when

- ▶ Data only loaded at low frequency

So, no dynamic power dissipation when clock is shut off

## TECHNIQUES FOR DYNAMIC AND LEAKAGE POWER REDUCTION

Adapt the clock tree

Tune the logic



Use multiple VT cells

Tune VDD

Power shutoff (PSO)

Control the substrate bias

Use multiple transistor lengths

Architectural changes


Comparison of main power reducing techniques

## TUNE THE LOGIC

Operand isolation  
Logic restructuring  
Logic resizing  
Transition rate buffering  
Pin swapping

Reduce dynamic power


## OPERAND ISOLATION




Select = 0  
→ unneeded power  
when A changes

## LOGIC RESTRUCTURING & RESIZING

Restructuring



Resizing




imec


© IMEC 2010

-21-

## TRANSITION RATE BUFFERING & PIN SWAPPING



Net toggle info  
to be provided



imec

© IMEC 2010

-22-

## TECHNIQUES FOR DYNAMIC AND LEAKAGE POWER REDUCTION

Adapt the clock tree

Tune the logic

Use multiple VT cells



Tune VDD

Power shutoff (PSO)

Control the substrate bias

Use multiple transistor lengths

Architectural changes


Comparison of main power reducing techniques

imec

© IMEC 2010

23

## USE MULTIPLE VT CELLS



Multiple threshold technologies more common

Low V<sub>t</sub> device=fast, high leakage

High V<sub>t</sub> device=slow, low leakage

Achieves both Active and Standby leakage reduction

Multi-V<sub>th</sub> process reduces leakage power by an order of magnitude



imec

© IMEC 2010

24

## EXAMPLE

- Frontend with eg. all high VT cells
- Backend
  - Cell-by-cell VT assignment (not block level)
  - Minimization leakage
  - Same performance as for an all-low-VT design



imec

© IMEC 2010

25

## TECHNIQUES FOR DYNAMIC AND LEAKAGE POWER REDUCTION

Adapt the clock tree

Tune the logic

Use multiple VT cells

Tune VDD



Power shutoff (PSO)

Control the substrate bias

Use multiple transistor lengths

Architectural changes

Comparison of main power reducing techniques

imec

© IMEC 2010

26

## TUNE VDD

MSV (multi supply voltage) design

Dynamic voltage scaling

Dynamic voltage and frequency scaling

imec

© IMEC 2010

27

## MSV (MULTI SUPPLY VOLTAGE) DESIGN

Reduce V when timing not critical  
Increase V only when needed

UMC 90 nm


Faraday libs: 1.0 – 1.2V

Multiple voltage domains

Assign different libraries to the domains (characterized for diff VDD)

Assign modules to the domains

Level shifter insertion



imec

© IMEC 2010

28


## DYNAMIC VOLTAGE AND FREQUENCY SCALING

Some power domains can operate at diff modes

- ▶ Voltage & frequency ( $V_1, F_1$  ;  $V_2, F_2$  ; ..)
- ▶ → different timing libraries & timing constraints files
- ▶ Combinations can be optimized in parallel (MMM)

Power controller needed to

- ▶ Select right voltage
- ▶ Select right frequency



## ADAPTIVE VOLTAGE AND FREQUENCY SCALING


Closed loop system

V & F modified due to variations in  
T, process, IR drop

Dedicated analog circuits

Optimal power reduction

Tool support ??



## TECHNIQUES FOR DYNAMIC AND LEAKAGE POWER REDUCTION

Adapt the clock tree

Tune the logic

Use multiple VT cells

Tune VDD

~~Power shutoff (PSO)~~

~~Control the substrate bias~~

~~Use multiple transistor lengths~~

Architectural changes

Comparison of main power reducing techniques

imec

© IMEC 2010

31

## TECHNIQUES FOR DYNAMIC AND LEAKAGE POWER REDUCTION

Adapt the clock tree

Tune the logic

Use multiple VT cells

Tune VDD

Power shutoff (PSO)

Control the substrate bias

Use multiple transistor lengths

~~Architectural changes~~

Comparison of main power reducing techniques

imec

© IMEC 2010

32



## EXAMPLE 1 : VOLTAGE REDUCTION AND PARALLELISM

Single adder at frequency  $f$ :  $P_{\text{ref}} = f C_{\text{ref}} V_{\text{DD}}^2$

Two adders at frequency  $f/2$ :  $P = \frac{f}{2} (2.1 \cdot C_{\text{ref}}) V_{\text{DD}}^2 = 1.05 \cdot P_{\text{ref}}$   
└─ Routing overhead (estimation)

Operation at frequency  $f/2$  allows to lower  $V_{\text{DD}}$ :

$$P = \frac{f}{2} (2.1 \cdot C_{\text{ref}}) (0.75 \cdot V_{\text{DD}})^2 = 0.6 \cdot P_{\text{ref}}$$
└─ Reduced supply (estimation)

Parallelism helps if (and only if) the supply can be lowered

→ Parallelism + V reduction + f reduction  
gives you P reduction for area increase!

## EXAMPLE 2 : MEMORY SPLITTING

*If the software and/or data are persistent in one portion of a memory*

→ *split that block of memory into portions.*

→ *selectively power down the unused*

## TECHNIQUES FOR DYNAMIC AND LEAKAGE POWER REDUCTION

Adapt the clock tree

Tune the logic

Use multiple VT cells

Tune VDD

Power shutoff (PSO)

Control the substrate bias

Use multiple transistor lengths

Architectural changes

Comparison of main power reducing techniques




imec

© IMEC 2010

35

## COMPARISON OF MAIN POWER REDUCING TECHNIQUES



Power reduction techniques. Courtesy Chip Design magazine, 2007

imec

© IMEC 2010

36

	Dynamic Power Savings	Leakage Power Savings	Timing Penalty	Area Penalty	Complexity and TTM Penalties	Implementation Impact	Design Impact	Verification Impact
Dynamic power reduction techniques								
<i>Clock gating</i>	20%	~0X	~0% <i>Clock tree insertion delay</i>	<2%	None	Low	Low	None
<i>Operand isolation</i>	<5%	~0X	~0% <i>May add a few gates to pipeline</i>	None	None	None	None	None
<i>Logic restructuring</i>	<5%	~0X	~0%	Little	None	None	None	None
<i>Logic resizing</i>	<5%	~0X	~0%	~0% to -10%	None	None	None	None
<i>Transition rate buffering</i>	<5%	~0X	~0%	Little	None	None	None	None
<i>Pin swapping</i>	<5%	~0X	~0%	None	None	None	None	None

imec © IMEC 2010 -37

	Dynamic Power Savings	Leakage Power Savings	Timing Penalty	Area Penalty	Complexity and TTM Penalties	Implementation Impact	Design Impact	Verification Impact
Leakage power reduction techniques								
<i>Multi-<math>V_{th}</math></i>	0%	2–3X	~0% <i>Automated</i>	2 to -2%	Low	Low	None	None
<i>Multi-supply voltage (MSV)</i>	40–50%	2X	~0% <i>Adds level shifters; clock scheduling issues due to latency changes</i>	<10% <i>Power routing and power interconnect; level shifters</i>	High <i>Design time, turnaround time, TTM</i>	Medium	Medium	Low
<i>DVFS</i>	40–70%	2–3X	~0% <i>Adds level shifters, power-up sequence; clock scheduling issues due to dynamic latency changes</i>	<10% <i>Adds level shifters and a power management unit</i>	High <i>Design time, turnaround time, TTM</i>	High	High	High

imec © IMEC 2010 -38

	Dynamic Power Savings	Leakage Power Savings	Timing Penalty	Area Penalty	Complexity and TTM Penalties	Implementation Impact	Design Impact	Verification Impact
Leakage power reduction techniques								
<i>Power shutoff (PSO)</i>	~0%	10–50X	4–8% <i>Adds isolation cells, complex timing, wakeup time, rush currents</i>	5–15% <i>Adds isolation cells, state retention cells, always-on cells; may have wider power grid due to rush currents; power management unit</i>	High <i>System architecture, support for power control, verification, synthesis, implementation, DFT</i>	Medium-high	High	High
<i>Memory splitting</i>	~0%	Varies	Varies <i>Adds isolation cells for power shutoff</i>	Varies	Varies	Medium-high	High	High
<i>Substrate biasing</i>	~0%	10X	10%	<10%	High	High	Medium-high	Medium

imec © IMEC 2010 ~39

## AGENDA

The power problem

Power dissipation in CMOS

Techniques for dynamic and leakage power reduction

Power analysis in practice

## AGENDA

The power problem

Power dissipation in CMOS & calculation

Techniques for dynamic and leakage power reduction

Power analysis in practice

imec

© IMEC 2010

41

## POWER ANALYSIS IN PRACTICE

- ▶ Average power analysis based on real stimuli
  - Toggle info (either vcd or saif) for zones of interest
  - Timing constraints (input transition constraints + loads)
  - Estimated wire loads (pre-layout) / Real loads (post-layout)

=> Detailed power consumption of all sub-units
- ▶ Dynamic power analysis
  - Complete waveforms for all wires (vcd) for zones of interest
  - Timing constraints (input transition constraints + loads)
  - Estimated wire loads / Real loads (post-layout)

=> Peak power : single value + time

imec

© IMEC 2010

42

## POWER ANALYSIS IN PRACTICE

Example of tools that may be used

- primetime : generate timing of the cells ( $\Rightarrow$  sdf)  
based on input transitions and loads
- modelsim : simulate the testbenches ( $\Rightarrow$  vcd)  
instantiating gate level netlist (+sdf)
- primetime-px : power analysis


## GENERATE TIMING OF CELLS ( $\Rightarrow$ SDF)

Pre-layout problem :

Non-balanced clock tree in the netlist

- ▶ Clock nets = ideal
- ▶ Clock gates(=delay)

- $\Rightarrow$  Possible hold time issues during simulation
- $\Rightarrow$  Propagation of X
- $\Rightarrow$  Useless vcd file



## GENERATE TIMING OF CELLS (=> SDF)

Pre-layout solution :

Annotate :

- zero delays to the clock gates
- fixed delay to all flops (eg. 0.5 ns)
- regular delay to all other cells (based on wire load)

Note : select corner(.lib) for worst case power :

Eg: best process/ low temperature/ highest voltage

## EXAMPLE : GENERATE SDF(I)

Start primetime (pt\_shell) – only main commands

```
read_db <libraries (bc)>
read_verilog <netlist>
set auto_wire_load_selection true
set_wire_load_mode enclosed
```

## EXAMPLE : GENERATE SDF(2)

```
# annotate zero delay to the clock gates

foreach_in_collection cg_cell [get_cells -hier
-filter "@is_integrated_clock_gating_cell==true"]{
    set cg_cell_inst [get_object_name $cg_cell]
    set_annotated_delay -cell 0.0
                        -from [get_pins $cg_cell_inst/CK*]
                        -to [get_pins $cg_cell_inst/Q]
}
```

## EXAMPLE : GENERATE SDF(3)

```
set flop_collection [get_cells -hier -filter "@is_sequential==true"]
set flop_collection [remove_from_collection $flop_collection
[get_cells -hier -filter "@is_hierarchical==true"]]
set flop_collection [remove_from_collection $flop_collection
[get_cells -hier -filter "@is_integrated_clock_gating_cell==true"]]
set flop_collection [remove_from_collection $flop_collection
[get_cells -hier -filter "@ref_name==RAM090_dp16by256"]]
set flop_collection [remove_from_collection $flop_collection
[get_cells -hier -filter "@ref_name==RAM090_dp8by256"]]

foreach_in_collection FF_reg $flop_collection {
    set FF_reg_inst [get_object_name $FF_reg]
    set_annotated_delay -cell 0.5 -from [get_pins $FF_reg_inst/CK*]
                        -to [get_pins $FF_reg_inst/Q*]
}
```




```
report_annotated_delay -list_annotated
write_sdf -context verilog
          -version 3.0
          -include {SETUPHOLD_RECREM}
          $SDF DIR/${TopEntity}ZeroDelay0d5.sdf
```

imec

© IMEC 2010

4

Note : design was synthesized with generic sim\_mode=1




## EXAMPLE : SIMULATION (2)

### Extra level

- Due to name change during synthesis

tb hte



### EXAMPLE : SIMULATION (3)

```
#compile verilog libraries & netlist

vlog -work UMC_lib $UMC_CORE

vlog -work UMC_lib $UMC_IOS

vlog -work UMC_lib $UMC_RAM1

vlog -work UMC_lib $UMC_RAM2

vlog -work UMC_lib $UMC_PLL

vlog -work NanoSoc_lib $NETLIST

#compile extra VHDL levels on top of NanoSOC_1 into NanoSoc_lib

vcom -work NanoSoc_lib $TB/nanoSOC_gate_level.vhd

vcom -work NanoSoc_lib $RTL/nanoSoc_package.vhd # only component

#compile all VHDL testbench files into TB_lib

vcom -work TB_lib $TB/tdc_and_delaygen.vhd

.....

vcom -work TB lib $TB/tb hte.vhd
```

## EXAMPLE : SIMULATION (4)

```
vsim -t ps -L UMC_lib -novopt +sdf_verbose  
+define+delaycellchecks // release notes  
-sdfmin uut/inst_NanoSOC/inst_NanoSOC_1 =  
  ../../gensdf/SDF_DIR/NanoSOC_1ZeroDelay0d5.sdf  
TB_lib.tb_hte
```

## EXAMPLE : SIMULATION (5)

```
vcd add -r -file reset.vcd  
      sim:/tb_hte/uut/inst_NanoSOC/inst_NanoSOC_1/*  
run 5 us  
vcd off reset.vcd  
run 195 us  
#time = 200 us  
vcd add -r -file prom_read.vcd  
      sim:/tb_hte/uut/inst_NanoSOC/inst_NanoSOC_1/*  
run 50 us  
vcd off prom_read.vcd  
...
```

## EXAMPLE :AVERAGE POWER ANALYSIS (1)

Start primetime-px (pt\_shell) – only main commands

```
read_db <libraries (bc)>
read_verilog <netlist>
set power_enable_analysis true
set power_analysis_mode averaged
set_units -time ns -capacitance pF
set_load 10 [all_outputs]
set_input_transition 2 [all_inputs]
set auto_wire_load_selection true
set_wire_load_mode enclosed
```

imec

© IMEC 2010

55

## EXAMPLE :AVERAGE POWER ANALYSIS (2)

```
#set CORE operating conditions
set_operating_conditions BCCOM -library fsd0a_a_generic_core_ff1plvm40c

#set RAM operating conditions
set_operating_conditions BCCOM -library RAM090_dp8by256_BC
-object_list [find cell -hier U_RAM090_dp8by256]

set_operating_conditions BCCOM -library RAM090_dp16by256_BC
-object_list [find cell -hier U_RAM090_dp16by256]

#set PLL operating conditions
set_operating_conditions BCCOM -library FXPLL110HD0A_BC
-object_list [find cell -hier XPLL]

#set digital IO operating conditions
set_operating_conditions BCCOM -library fod0a_b25_33vt_generic_io_ff1plvm40c
-object_list [find cell -hier U_outputpad_padlim]

set_operating_conditions BCCOM -library fod0a_b25_33vt_generic_io_ff1plvm40c
-object_list [find cell -hier U_inputpad_padlim]
```

imec

© IMEC 2010

56

## EXAMPLE :AVERAGE POWER ANALYSIS (3)

```
#note:library time unit = 1 ns
# time unit in vcd file = ps (= sim resolution)
# reset.vcd      : 0 .. 5us
# prom_read.vcd : 200 .. 250 us

read_vcd -time {0 5000}
../../simulation/activity_files/blink/reset.vcd
-strip_path tb_hte/uut/inst_NanoSOC/inst_NanoSOC_1

update_power

report_power -h -levels 2 > ../reports/reset_0_5us.rpt

reset_switching_activity
```

## EXAMPLE :AVERAGE POWER ANALYSIS (4)

Hierarchy	Switch Power	Int Power	Leak Power	Total Power	%
NanoSOC_1	2.12e-04	8.79e-03	3.00e-04	9.30e-03	100.0
IObus_in_4_pad (inputpad_0_25)	7.35e-09	1.82e-05	1.28e-07	1.84e-05	0.2
adc_data_6_pad (inputpad_0_11)	0.000	0.000	1.86e-07	1.86e-07	0.0
IObus_addr_0_pad (outputpad_12_0_0_test_14)	0.000	0.000	1.70e-07	1.70e-07	0.0
Inst_histo_builder (histo_builder_test_1)	2.21e-06	2.47e-05	2.28e-06	2.92e-05	0.3
Inst_isto_fsm (isto_fsm_test_1)	2.09e-07	9.38e-06	4.76e-07	1.01e-05	0.1
.....					

## EXAMPLE : PEAK POWER ANALYSIS (1)

```
reset_switching_activity
set power_analysis_mode time_based

read_vcd -time {4120000 4150000}
../../simulation/activity_files/blink/normal_op.vcd
-strip_path tb_hte/uut/inst_NanoSOC/inst_NanoSOC_1

report_power > ../reports/normal_op_4120us_4150us_peak.rpt
```

## EXAMPLE : PEAK POWER ANALYSIS (2)

	Internal	Switching	Leakage	Total		
Power Group	Power	Power	Power	Power	( % )	Attrs
-----						
io_pad	2.527e-03	1.453e-04	6.891e-06	2.679e-03	( 49.93% )	
memory	1.205e-03	1.237e-06	1.920e-04	1.398e-03	( 26.05% )	
black_box	0.0000	1.304e-06	1.243e-05	1.373e-05	( 0.26% )	
clock_network	4.995e-04	3.693e-05	4.328e-06	5.408e-04	( 10.08% )	i
register	1.840e-04	2.584e-05	4.806e-05	2.579e-04	( 4.81% )	
combinational	1.235e-04	3.137e-04	3.883e-05	4.761e-04	( 8.87% )	
sequential	0.0000	0.0000	0.0000	0.0000	( 0.00% )	
-----						
Net Switching Power	= 5.243e-04	( 9.77% )	X Transition Power		= 4.444e-04	
Cell Internal Power	= 4.538e-03	( 84.59% )	Glitching Power		= 1.872e-05	
Cell Leakage Power	= 3.026e-04	( 5.64% )	Peak Power		= 0.8759	
	-----		Peak Time		= 4124819.999	
Total Power	= 5.365e-03	( 100.00% )				