

Single Cycle CPU

Chris Nevison, Colgate University


(with minor modifications by Alyce Brady, Kalamazoo College)




Register File: Read 2 Registers Simultaneously




Register File: Read 2 and Write 1 Simultaneously In



One Step Back




R-Type Instruction Path e.g., add \$t0, \$t1, \$t2




R-Type Instruction Path (in a larger context)

e.g., add \$t0, \$t1, \$t2




Load/Store Instruction Path

e.g., sw \$t0, 100(\$s0)





Load/Store Instruction Path

e.g., lw \$t0, 100(\$s0)




Instruction Path with Instruction from Memory






Branch Instruction Path


e.g., beq \$s0, \$zero, addr



Jump Instruction Path

e.g., j addr





Control Lines, Top to Bottom

- A RegDst
- B Jump
- C Branch
- D MemWrite
- E MemToReg
- F ALUOp
- G MemRead
- H ALUSrc
- I RegWrite

