
Normal
Attack
dl_tx_T2 > 0.42
dl_tx_T1 > 0.42
0.27
dl_tx_T0 > 0.42
0.18
dl_bitrate_T2 > 0.06
ul_bitrate_T2 > 0.22
0.11
dl_bitrate_T1 > 0.06
0.72 < dl_mcs_T1 <= 0.99
dl_bitrate_T0 > 0.06
p_ue_T1 > 0.57
0.06
ul_bitrate_T1 > 0.22
0.04
epre_T1 > 0.75
0.00 < ul_retx_T0 <= 0.04
0.00 < ul_retx_T1 <= 0.04
0.00 < dl_retx_T1 <= 0.01
ul_mcs_T2 > 0.96
0.72 < dl_mcs_T2 <= 0.99
0.02
dl_err_T2 <= 0.00
ul_err_T0 <= 0.00
0.72 < dl_mcs_T0 <= 0.99
0.01
ul_mcs_T1 > 0.96
0.52 < pusch_snr_T1 <= 0.65
0.00 < ul_retx_T2 <= 0.04
dl_err_T1 <= 0.00
ul_err_T2 <= 0.00
0.00 < dl_retx_T0 <= 0.01
0.87 < cqi_T2 <= 1.00
0.87 < cqi_T0 <= 1.00
0.52 < pusch_snr_T2 <= 0.65
ul_err_T1 <= 0.00
0.55 < epre_T0 <= 0.75
0.00
ul_tx_T0 > 0.62
0.15
ul_tx_T1 > 0.62
0.10
ul_bitrate_T0 > 0.22
0.06
ul_tx_T2 > 0.62
0.03
ul_mcs_T0 > 0.96
0.02
0.00 < dl_retx_T2 <= 0.01
0.02
0.31 < p_ue_T0 <= 0.57
0.01
dl_err_T0 <= 0.00
0.01
0.55 < epre_T2 <= 0.75
0.01
p_ue_T2 > 0.57
0.01
0.52 < pusch_snr_T0 <= 0.65
0.00
0.87 < cqi_T1 <= 1.00
0.00