

Week 3 Embedded system design

1. Behavioral Description of a system include(s)
 - a. Operations
 - b. Functions
 - c. Processes
 - d. None of the above

Ans - a. Operations, b. Functions, c. Processes

Explanation - Behavioral description of a system includes Operations, Function, Processes etc that are required to convert input to output.

2. A system designed in VHDL consists of modules
 - a. True
 - b. False

Ans – b. False

Explanation – A system designed in verilog consists of module where as a system designed in VHDL is composed of entities each of which can have multiple architecture and a configuration chooses what architecture is used for a given instance of an entity.

3. Given 2 statements
 - i. Functional Design is also Known as Back-End Design
 - ii. Physical Design is also known as Front-End Design
 - a. Both i. & ii. are False
 - b. Both i. & ii. are True
 - c. i. is True & ii. is False
 - d. i. is False & ii. is True

Ans - a. Both i & ii are false

Explanation –

Functional Design is also Known as Front-End Design whereas Physical Design is also known as Back-End Design

4. Single line comments in verilog start with #
 - a. True
 - b. False

Ans – b. False

Explanation – Single line comments in verilog starts with //

5. We can design a memory element using Dataflow model
 - a. True
 - b. False

Ans – b. False

Explanation – We cannot design a memory element using a data flow model because in dataflow model outputs are defined in terms of input signal transformation i.e. only combinational elements can be designed.

6. Given below a code of an module
module unknown(
 output a,b,c,d,
 input e,f);
 wire ne,nf;
 not inv1(nf,f);
 not inv2(ne,e);
 and A1(a,ne,nf);
 and A2(b,ne,f);
 and A3(c,e,nf);

<p>and A4(d,e,f);</p> <p>endmodule</p> <p>the above module represents</p> <ol style="list-style-type: none"> Encoder Decoder Multiplexer None of the Above <p>Ans – b. Decoder</p> <p>Explanation- the module takes ‘e’ and ‘f’ as input and produces all 4 combinations of them.</p>
<p>7. Assign statement in dataflow modeling are executed parallely</p> <ol style="list-style-type: none"> True False <p>Ans – a. True</p> <p>Explanation – assign statements are concurrent in nature and thus are executed when there is an change in a variable on the right hand side of statement.</p>
<p>8. Parameters are compile time constants</p> <ol style="list-style-type: none"> True False <p>Ans – b. False</p> <p>Explanation – Parameters are runtime constants, are declared within a module, their scope lies within a module, can be overwritten during component instantiation and are used to make code scalable.</p>
<p>9.</p> <p>The default value of variable is</p> <ol style="list-style-type: none"> X 1 Z 0 <p>Ans – a. X</p> <p>Explanation – By default variable have the value as ‘x’</p>
<p>10.</p> <p>The default value of net is</p> <ol style="list-style-type: none"> X 1 Z 0 <p>Ans – c. Z</p> <p>Explanation - Net’s default value is ‘z’ i.e. high impedance</p>
<p>11.</p> <p>Which type of device FPGA are?</p> <ol style="list-style-type: none"> SLD SROM EPROM PLD <p>Ans – d. PLD</p> <p>Explanation - Field-Programmable Gate Arrays (FPGAs) are reprogrammable silicon chips. In contrast to processors that you find in your PC, programming an FPGA rewires the chip itself to implement your functionality rather than run a software application. Thus, FPGAs are PLD devices.</p>