

Computer Organization Lab5

The input fields of each pipeline register:

3. Pipelined CPU





Compared with lab4, the extra modules:

Pipeline_Reg: 4 個存 Pipeline data & signal 的 register

Explain your control signals in sixth cycle (both test data


CO_P5_test_data1 and CO_P5_test_data2 are needed)

CO P5 test data1

MemtoReg: 0

RegWrite: 1

MemRead: 0



找了一段時間才找到

Summary:

這個作業學會了如何在 CPU 中使用 pipeline reg 暫存 data & signal 達到加速執行的效果

