Semester II

Year	I	Course Code: 21BSC2C2ELE2L Cro	edits	04
Sem.	1	Course Title: ANALOG AND DIGITAL ELECTRONICS Ho	urs	52
Course	Pre-re	equisites, if any NA		
Formative Assessment Marks: 40 Summative Assessment Marks: 60 Duration of ESA: 2				
Course At the end of the course the student should be able to:				
Outcon	Outcomes 1.Reproduce the I-V characteristics of various MOSFET devices,			
	2.Explain the behaviour and characteristics of power devices such as UJT		UJT, S	CR, Diac,
		Triac etc.		
		3. Calculate various device parameters' values from their V I characteristics.		
	4.Explain various Operational amplifier parameters			
	5.List various applications of Operational amplifier.			
	6.Explain IC 555 as a timer with applications			
		7.Understand K-Map and simplify Boolean expressions		
		8. Analyse combinatorial and sequential circuits		
Unit No	0.	Course Content		Hours
		JFET : Types - p-channel and n-channel, working and I-V characteristic	ics -	
		n-channel JFET, parameters and their relationships, Comparison of BJT	and	
		JFET.		
		MOSFET: Enhancement MOSFET, Depletion MOSFET (n-channel	and	
		p-channel), Construction, working, symbols, drain and transfer		
		characteristics, VMOS, UMOS Power MOSFETs, handling, MOS logic,		
Unit- I		symbols and switching action of MOS, NMOS inverter.		
		UJT: Basic construction, working, equivalent circuit and	I-V	
		characteristics, intrinsic stand-off ratio, relaxation oscillator.		
		SCR: Construction, VI characteristics, working, symbol, and applicatio	ns –	
		HWR and FWR.		
		DIAC and TRIAC: Construction, working, characteristics, applicati	ions,	13
		(mention only).		
		Operational Amplifier: Qualitative study of Differential Amplifier,		
		modes of Differential Amplifier, Basic information of Op-amp (Types of		
		Manufactures designations Package Types, Temperature ranges and	-	
		identifications. Block diagram of Op-amp, ideal version of operation		
		amplifier. Operational amplifier parameters input offset voltage, input of		
		current, input bias current, Total output offset voltage Thermal drift, CN		4.5
		and Slew Rate Explanation of voltage offset null circuit for 741. Conce	-	13
		virtual ground. Voltage series (non-inverting) and Voltage-shunt (Inver	-	
.	_	negative feedback circuits' derivation of voltage gain input resista		
Unit- I	L	output resistance bandwidth and Total output offset voltage, nume	erical	
		problems.		
		APPLICATIONS OF OP-AMPLIFIER: Op-amp adder, Subtra		
		Current to Voltage converter and Voltage to Current converter circuits,		
		voltage DC voltmeter, Integrator, Differentiator, Qualitative study of	op-	
		amp as comparator.		
		Filter: First order active filters- low pass & high pass Filters, band pand raiset filters. (Ovalitative only)	pass,	
		band reject filters. (Qualitative only). Timor (IC 555): Introduction Block diagram. Actable and Management of the control of	toble	
		Timer (IC 555): Introduction, Block diagram, Astable and Monosi	iable	
		multivibrator circuits. (Numerical Examples wherever applicable).	: a4: -	
Unit -I	II	Logic Families: Logic Families-classification of digital ICs. Characteri		
		of logic families, circuit description of TTL NAND gate with totem	poie	

	and open collector. TTL IC terminology. CMOS NAND, comparison of TTL and CMOS families. Combinational Logic Circuits: SOP and POS, Minterm, Maxterm, SOP, SPOS, Simplification of Boolean expressions, Karnaugh map (2, 3 and 4 variable map) Pair, quad and octets. Simplification of Boolean function using K-map (Overlapping groups, rolling the map, redundant	
	prinction using K-map (Overlapping groups, forming the map, redundant group and Don't care conditions). Design of Arithmetic logic circuits: Half Adder, Full Adder, Half Subtractor, Full Subtractor. 4-bit parallel binary adder, 2-bit and 4-Bit magnitude comparator. Encoder, decimal to BCD priority encoder. Decoder, 2:4 decoder, 3:8 decoder, BCD to decimal decoder, BCD to 7-Segment decoder, Multiplexer - 4:1 and 8:1 multiplexer, Demultiplexer - 1:4 and 1:8 demultiplexer - logic diagram and truth table of each.	13
Unit -IV	Sequential Logic Circuits: Flip-Flops - SR Latch, RS, D and JK Flip-Flops. Clocked (Level and Edge Triggered) Flip-Flops. Pre-set and Clear operations. Race- around conditions in JK Flip-Flop. Master- Slave JK and T Flip-Flops. Applications of Flip-Flops in semiconductor memories, RAM, ROM and types. Registers and Counters: Types of Shift Registers, Serial-in-Serial-out,	13
	Serial-in- Parallel-out, Parallel-in-Serial-out and Parallel-in-Parallel-out Shift Registers (only up to 4 bits), applications. Counters: Ring counter, Johnson counter applications. Asynchronous Counters: Logic diagram, Truth table and timing diagrams of 4-bit ripple counter, modulo-n counters. Synchronous Counter: 4-bit decade Counters.	
	Recommended Leaning Resources	
Reference Books	 (1) Electronic devices and circuit theory by Boylestad, Robert Nashelsky (2) Electronic Devices Conventional Current Version by Thomas L. Floyd (3) David A. Bell "Electronic Devices and Circuits", 5th Edition, Oxford 2015 (4) OP-Amps and Linear Integrated Circuit, R. A. Gayakwad, 4th edn, 200 Hall (5) Operational Amplifiers and Linear ICs, David A. Bell, 3rd Edition, 20 University Press. (6) R.S. Sedha, "A Text book of Applied Electronics", 7th edition. S. Company Ltd. 2011 (7) Thomas L. Floyd, Digital Fundamentals, Pearson Education Asia (1994) (8) Digital Principles and Applications, A.P. Malvino, D.P. Leach and Sah 2011, Tata McGraw (9) Fundamentals of Digital Circuits, Anand Kumar, 2nd Edn, 2009, PHI Le Ltd. (10) Digital Circuits and systems, Venugopal, 2011, Tata McGraw Hill. (11) Digital Systems: Principles & Applications, R.J. Tocci, N.S. Widmer, 	OO, Prentice 11, Oxford Chand and na, 7th Ed., earning Pvt.
	Learning. (12) Digital Electronics, S.K. Mandal, 2010, 1st edition, McGraw Hill	~~-,

.

Laboratory Experiments:

Year	I	Course Code: 21BSC2C2ELE2P	Credits	2		
Sem.	1	Course Title: ANALOG AND DIGITAL ELECTRONICS	Hours	4		
20111		(Hardware and Circuit Simulation Software)	110011	Hrs/week		
Format	ive As		of ESA:	4 hrs.		
Sl. No		Experiment				
		PART A (Any Five)				
1		Study of JFET characteristics – determination of parameters.				
		Study of MOSFET characteristics – determination of parameters.	of MOSFET characteristics – determination of parameters.			
3		UJT characteristics and relaxation oscillator				
4		SCR characteristics – determination of Holding current and firing voltage for different gate currents.				
5		Design of inverting amplifier using Op-amp & study the frequency r	esponse.			
6		Design of non-inverting amplifier using Op-amp & study the frequency response.				
7		Op-amp as a adder and subtractor.				
		Design and study of differentiator using op-amp for different input waveforms.				
8		Design and study of integrator using op-amp for different input waveforms.				
9		Design and study of first order low-pass filters using op-amp.				
10)	Design and study of first order high-pass filters using op-amp.				
11		Astable multivibrator using IC-555 timer.				
12	,	Monostable multivibrator using IC-555 timer.				
		PART B (Any Five)				
13	,	Half Adder and Full Adder using logic gates				
14		Half Subtractor and Full Subtractor logic gates				
15	;	Study of the Encoders and priority encoders.				
16	,	Study of Multiplexer using logic gates.				
17		Study of Demultiplexer using logic gates.				
18	<u> </u>	Study of 2-bit and 4-bit magnitude comparators.				
19)	Study of Clocked RS, D and JK Flip-Flops using NAND gates.				
20)	Study of 4-bit Shift Register – SISO, modification to ring counter using IC 7495.				

OPEN ELECTIVE

Year	I	Course Code: 2	21BSC2O2ELE2		Credits	03
Sem.	1	Course Title: Electronics for Everyone Ho		Hours	40	
Course P	re-requ	isites, if any	NA			I
		sment Marks: 40	Summative Assessment Marks: 60	Duration	of ESA: 2	2 hrs.
Unit No.		T	Course Content		Н	urs
Omt 110.	•	Timer (IC 555	: Introduction, Block diagram, Astable	and Monostal		uis
			cuits and its application	and Monosta	oic	
Unit- I		Phase Locked Loop (PLL): Functional block diagram – Phase detector /		or / 10)	
		Comparator, Voltage Controlled Oscillator, Low pass filter.				
			Applications of PLL: Frequency multiplier / Division, AM detection.			
			Operational Amplifier: Introduction to Differential Amplifier, Block			
			Amp, Schematic symbol, Equivalent circu		-	
		*	tage transfer curve, Characteristics Op-		-)
Unit- II		-	Op-Amp configurations (Open and	closed lo	oop	
			configuration), Concept of Virtual Ground.		ina	
		Op-Amp Applications: Inverting and non-inverting amplifier, Summing				
		Amplifier, Difference Amplifier, Integrator, Differentiator, Instrumentation Amplifier, Phase-shift and Wein bridge oscillator.		.01,		
			(Basic Working): Introduction, types		cer	
			ransducers - Resistive (Potentiometric, S			
		_	Factor, bridge circuits, Semiconductor	_		
TI24 TTT	,		aphragm), Hall effect sensors, Mag	_	-	
Unit -III	_	transducers, M	icrophone, Touch Switch, Piezoelectric	sensors, Op	oto-	
		Electronic trans	ducer (Photo conductive or LDR, Photo	emissive, Ph	oto	
		· ·	nductor Photo diode, Photo transistor), Ter	nperature sen	sor	
		·	on-electrical), Pressure sensor.			
			tion using Arduino: ArduinoBirth			
			nctional Block Diagram, Functions of ea			
Unit -IV	•	-	oards: IDE, I/O Functions, Looping Techniques, Designing of 1st sketch, Programming	•		
			Serial port Interfacing, Basic Interfacing a			
		,	o, Switch,7seg LED, different sensors.	ind 1/0 cone	opt,	
			Monostable / Astable multivibrator.			
		•	n using 555 timers.			
		3.Study of basic	inverting and non-inverting amplifier.			
Laborat	 Laboratory Demonstration 4.Study of basic integrator / differentiator circuit. 5.Test the different Arduino Boards, Open-Source and Arduino Shields. 					
Demonst				luino Shields.		
			o IDE and its development tool.			
			gram to Blink LED for 1second.	4 h a a n d		
			various sensors with Arduino developmen	t board.		
			Recommended Leaning Resources			
Referenc	e	1.R.P. Bali, Con	sumer Electronics, Pearson Education (20	08)		
Books		2.R.G. Gupta, A	udio and Video systems, Tata McGraw Hi	11 (2004)		

ASSESSMENT METHODS

Evaluation Scheme for Internal Assessment:

Theory:

Assessment Criteria	40 marks
1 st Internal Assessment Test for 30 marks 1 hr after 8 weeks and 2 nd Internal Assessment Test for 30 marks 1 hr after 15 weeks. Average of two tests should be considered.	30
Assignment	05
Activity	05
Total	40

Assessment Criteria	25 marks
1 st Internal Assessment Test for 20 marks 1 hr after 8 weeks and	20
2 nd Internal Assessment Test for 20 marks 1 hr after 15 weeks.	
Average of two tests should be considered.	
Assignment/Activity	05
Total	25

Practical:

Assessment Criteria	25 marks
Internal test	15
Viva Voce / basic understanding of the concept	05
Journal/Practical Record	05
Total	25

Scheme of Evaluation for Practical Examination

Sl. No.	Particulars	Marks Allotted Max. 25
1.	Basic formula with description, nature of graph if any & indication of unit	05
2.	Tracing of schematic ray diagram/Circuit diagram with description and tabulation	05
4.	Experimental skill & connection	05
5.	Record of observation,	05
6.	Calculation including drawing graph	04
7.	Result with unit	01
	Total	25