# Digital System Design SS 2023

# Lab 2: Parallel Processing (Digital Audio Filter)

Report submitted by:

**Riya Alias** 

Matrikelnr: 1119262

**Geethusagar Ajitha** 

Matrikelnr: 1119258

Najmeddine Bouzambila

Matrikelnr: 738345

June/19/2023

# Content

1	Intro	oduction	3
2		lementation	
		I2S data format for audio data exchange	
	2.2	Analysis and understanding RTL Design	
		Top Level Inputs and Outputs	
	2.4	Interfacing Seven Segment Display	
	2.5	Synthesis and Analysis of Utilization report	
	∠.J	Dynuncois and Analysis of Childauon report	• • •

### 1 Introduction

The main purpose of this lab is to display selected filter number on the attached 7-segment display. The 7- segment display is attached to the Pmod JA1+JB1 of ZedBoard. Parallel processing in FPGAs is demonstrated by analyzing the implementation of algorithms for Digital filters.

# 2 Implementation

# 2.1 I2S data format for audio data exchange

### <u>(a):</u>

<u>Task-Description(a):</u> in this task we will explain the data format I2S for audio data exchange between Audio Codec and Zynq device and to name data signals and clock signals of this data format by studying ADAU1761 product description.




Figure 1: I2S Mode—16 Bits to 24 Bits per channel

LRCLK: Serial Data Port Frame Clock

• BCLK: Serial Data Port Bit Clock

• SDATA: Audio serial data

Serial data port Bit clock, BCLK has a frequency configured in accordance with the desired sampling bit rate. On every Negative edge trigger of BCLK one audio data bit is transmitted. The whole frame is sent twice, one to the left channel and one to the right channel of the Zync DSP block. LRCLK has duty cycle of 50% and on every negative edge of LRCLK data is sent to right channel and on every positive edge of LRCLK data is sent to left channel.

# 2.2 Analysis and understanding RTL Design

<u>Task-Description(b)</u>: in this task we will generate the RTL schematic of the instance adau1761\_test.vhd and to understand the design used for audio data processing.

**Elaboration:** In order to generate the RTL schematicwe first open the project file audio24bit in Vivado. Under the Flow Navigator we triggered the RTL Analysis and Elaborated Design is opened.

### **Questions:**

### What is the purpose of multiplexer hphone\_l\_i and hphone\_r\_i?

Input is being sampled by the audio codec from input GPIO pins. Sampled inputs are subjected to low pass filters to cancel the external noise associated with it. There are three filters with different lengths and filtering capabilities and and one dsp block with no filtering.

Any one of the three filters or the block with no filtering can be selected by the user. Hphone\_l\_i and Hphone\_r\_i takes the filtered outputs as input and user filter choice as selection bits and delivers corresponding output.

00	No filtering
01	Filter with length 8
10	Filter with length 16
11	Filter with length 32

**Table 1: User Selection MUX output** 

### What is the function of Inst\_dsp\_block?

It takes AD converted signal from Audio Codec and sends the same to output without filtering.

### Which port is connected to the serial data output of ADC?

ADC SDATA/GPIO1 (pin 26): ADC Serial Output Data (ADC SDATA).

### Which port is connected to the serial data input of DAC?

DAC\_SDATA/GPIO0 (pin 27): DAC Serial Input Data (DAC\_SDATA).

### What is the clock frequency of MCLK? What is the sample frequency of the ADC and DAC?

Clock frequency of MCLK is 24MHz and sampling frequency of ADC and DAC is 48 KHz.

### What is the filter length N of the three low pass filters? Calculate the cut-off frequency of each filter.

Filter lengths N of the three low pass filters are 8, 16 and 32 respectively. Cutoff Frequency, Fc = sampling frequency/ filter length

For Filter lengths

N = 8, Fc = 6 KHz

N=16, Fc = 3 KHz

N=32, Fc = 1.5 KHz

### 2.3 Top Level Inputs and Outputs

<u>Task-Description(c):</u> Print out of the RTL schematic and each top level input and output description!




Figure 2: RTL Schematic

Input Signals	Description					
AC GPIO1	Digital Audio Serial Data ADC Output (I2S MOSI)					
AC GPIO2	Digital Audio Bit Clock Input/Output (I2S_bclk)					
clk_100	Clock configuration					
sw [7:0]	filter select					
AC_GPIO3	Digital Audio Left-Right Clock Input/Output (I2S_LR)					

**Table 2: Input Signals Information** 

Output Signals	Description
AC_ADR0	I2C Address Bit 0/SPI Latch Signal
AC_ADR1	I2C Address Bit 1/SPI Data Input
AC_SDA	I2C Serial Data Interface(bidirectional)
AC_GPIO0	Digital Audio Serial-Data DAC Input (I2S MISO)
AC_MCLK	Master Clock input(codec)
AC_SCK	I2C Serial Data interface
seg [6:0]	7 segments
segsel	cathode

**Table 3: Output Signals Information** 

## 2.4 Interfacing Seven Segment Display

<u>Task-Description(d)</u>: To display selected filter number on the 7-segment display, this is attached to the Pmod JA1+JB1 of ZedBoard and to add IO port settings for communication with pmod.

**<u>Elaboration:</u>** Connection diagram of seven segment display and IO configuration for pmod JTAG communication are as illustrated below.




Figure 3: Connection of the Seven Segment Display

Name	Direction	Site	I/O Standard
Seg[0]	output	Y11	LVCMOS33
Seg[1]	output	AA11	LVCMOS33
Seg[2]	output	Y10	LVCMOS33
Seg[3]	output	AA9	LVCMOS33
Seg[4]	output	W12	LVCMOS33
Seg[5]	output	W11	LVCMOS33
Seg[6]	output	V10	LVCMOS33

**Table 4: I/O ports Configuration** 

```
112 begin
113 process(clk_48)
114
       begin
115 🖯
          if rising edge(clk 48) then
116
             sw_synced <= sw;
117
                            -----make your changes here
118
                segsel<='0'; -- define the segment (cathode)
119 🖨
                case sw is
                 WHEN "00000000"=>seg<="0111111"; -- control 7-Segment
120
121
                 WHEN "00000001"=>seg<="0000110";
                WHEN "00000010"=>seg<="1011011";
122
123
                WHEN "00000011"=>seg<="1001111";
124
                WHEN OTHERS=>seg<="1111111";
125 🖨
                END CASE;
126
127
128 🖨
          end if;
129 🖨
       end process;
130
```

Figure 4: Seven Segment Display code snippet

### 2.5 Synthesis and Analysis of Utilization report

<u>Task-Description(f):</u> To synthesis the design and to analyze the utilization report and explain about Slice LUTs, Slice Register, Block RAM and DSPs.

### **Elaboration:**

**1.Slice LUT's:** LUT's defined as Look Up Tables store predefined outputs for every combination of inputs. LUT in FPGA is a collection of hard-wired logic gates. Slice LUT is a collection of such LUT's.

**2.Slice Registers:** Slice Registers are group of flip-flops which store the bit pattern. For every clock cycle the input data is latched and is stored internally and the output data is updated to match the internally stored data. Utilization of Slice LUT's and Slice Registers is shown in the picture below.

27 l. Slice Logic									
28 ;									
29									
30 +	+-		+-		+		+		+
31   Site Type	L	Used	I	Fixed	I	Available	I	Util%	I
32 +	+-		+-		+		+		+
33     Slice LUTs*	L	677	I	0	I	53200	I	1.27	I
34   LUT as Logic	L	528	I	0	I	53200	I	0.99	I
35   LUT as Memory	L	149	I	0	I	17400	I	0.86	I
36   LUT as Distributed RAM	L	0	I	0	I		I		I
37   LUT as Shift Register	L	149	I	0	I		I		I
38     Slice Registers	L	547	I	0	I	106400	I	0.51	I
39   Register as Flip Flop	L	547	I	0	I	106400	I	0.51	I
40   Register as Latch	L	0	I	0	Ī	106400	I	0.00	I
41   F7 Muxes	L	0	ı	0	Ī	26600	I	0.00	I
42   F8 Muxes	L	0	I	0	Ī	13300	Ī	0.00	I
43 +	+-		+-		+		+		+
'									

Figure 5: Utilization of Slice LUT's and Slice Registers

**3.Block RAM:** FPGA contains two types of internal RAM's. Block RAM and Distributed RAM. Block RAM serves as a relatively larger memory structure. They are used to store a bunch of data on chip for example synthesizing memory and FIFO functions. RAM utilization is shown in the picture below.




Figure 6: Utilization of BLOCK RAM

**4.DSP:** These blocks are used for DSP applications; they can be used to implement various complex calculations at a faster rate. They are highly optimized for maximum performance and minimum resource utilization. DSP Block utilization is shown below.




Figure 7: Utilization of DSP

# 5. Clocking

							Site Type				
		-+		-+	+		BUFGCTRL	2			6.
Total   C	lock Enable	Syr	nchronous	Asynchro	nous		BUFIO	0	0	16	0.
++		-+		-+	+		MMCME2_ADV	1	0	4	25.
10 1	_	. 1	-	1	-		PLLE2_ADV	0	0	4	0.
10 1	_	. 1	-	1	Set		BUFMRCE	0	0	8	0.
10 1	_	. 1	-	I Re	eset		BUFHCE	0	0	72	0.
10 1	-	. 1	Set		-		BUFR	0	0	16	0.
10 1	_	. !	Reset		-	-	++			+	
10 1	Yes			1	-						
10 1	Yes			•	Set						
10 1	Yes		-		eset		6. Specific Fe	ature			
10     537	Yes Yes		Set		-		optozzao ze				
					- 1						
++			Reset	-+	- I						
++							Site Type	Used	Fixed		Ut
2. Memory						-	•	Used	Fixed	Available	Ut.
2. Memory						-	Site Type 	Used +	Fixed	Available	Ut 
2. Memory		-+					Site Type     BSCANE2	Used +   0   0	Fixed	Available 	Ut.     0
2. Memory			+	-+	+	+	Site Type     BSCANE2   CAPTUREE2   DNA_PORT	Used     0   0	Fixed	Available 	Ut     0   0
2. Memory		Used	+   Fixed	Available	+ +   Util%	+	Site Type 	Used     0   0   0	Fixed	Available 	Ut
2. Memory Site	Type	+ Used	+   Fixed	Available	+   Util% 	+   +   +   +	Site Type     BSCANE2   CAPTUREE2   DNA_PORT	Used     0   0   0	Fixed   0   0   0   0	Available	Ut
Site Block RAM	Type	Used   0.5   0		Available	+   Util%   0.36	+   +   +	Site Type   BSCANE2   CAPTUREE2   DNA_PORT   EFUSE_USR   FRAME_ECCE2   ICAPE2	Used     0   0   0   0	Fixed	Available	Ut
2. Memory  Site  Block RAM RAMB36/ RAMB18	Type	Used	++   Fixed    +   0     0	Available	+   Util%   0.36	+   +   +	Site Type   BSCANE2   CAPTUREE2   DNA_PORT   EFUSE_USR   FRAME_ECCE2	Used     0   0   0   0   0	Fixed	Available	Ut:

# <u>Task-Description(h):</u> Program Target Device and Take photo of 7-segment display.

