# Digital System Design SS 2023

# Lab 3: JPEG-Encoder

Report submitted by:

**GeethuSagar Ajitha** 

Matrikelnr: 1119258

**Riya Alias** 

Matrikelnr: 1119262

Najmeddine Bouzambila

Matrikelnr: 738345

## Content

Intro	oduction	3
	Tas 2.1 2.2 Tas 3.1	3.2 Jpeg_Encoder

#### 1 Introduction

In this lab, we use a powerful feature within the Vivado Design Suite called the Vivado IP integrator. The Vivado IP integrator lets us create complex system designs by instantiating and interconnecting IP from the Vivado IP catalog or from other sources. We want to analyze a DCT-IP core and synthesize it onto a FPGA programmable logic. The purpose is to use the hardware implementation of DCT to perform a fast JPEG conversion

#### 2 Task1: Verification of DCT-IP

#### 2.1 Analysis of the Custom IP

a) Draw a block diagram of the VHDL module, DCT\_AAN"! Briefly explain with the help of IP documentation how to calculate the 2D DCT of a 8x8 matrix. Hint: You may have to analyze its subcomponents




Fig 1: DCT\_ANN block

A 2D discrete cosine transform (DCT) is applied to an 8x8 array, resulting in an 8x8 array of coefficients. The DCT is performed by first transforming the columns and then the rows of the input 8x8 image data block. The values in the input data block range from 0 to 255, and before the DCT calculation, the mean value of 128 is subtracted to reduce redundancy in the data.

The implementation of the DCT coefficients calculation for a single block is optimized based on the total number of floating-point operations involved. Instead of using floating-point divisions with constants, more efficient operations such as multiplications by reciprocals or arithmetic shifts are utilized. The image is divided into macroblocks, with each macroblock containing 8 blocks (referred to as the second kernel), and these blocks are further split into macroblocks, with each macroblock containing 16 blocks (referred to as the short kernel). Various grids are used to partition the image. This approach considers the structure of matrix T A, which demonstrates significant redundancy and symmetry in its elements.

$$A^T = \frac{1}{\sqrt{8}} \cdot \begin{bmatrix} 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ a & c & d & f & -f & -d & -c & -a \\ b & e & -e & -b & -b & -e & e & b \\ c & -f & -a & -d & d & a & f & -c \\ 1 & -1 & -1 & 1 & 1 & -1 & -1 & 1 \\ d & -a & f & c & -c & -f & a & -d \\ e & -b & b & -e & -e & b & -b & e \\ f & -d & c & -a & a & -c & d & -f \end{bmatrix},$$

where a,b,c,d,e,f stand for (9):

$$a = \sqrt{2}\cos\left(\frac{\pi}{16}\right) \qquad d = \sqrt{2}\cos\left(\frac{5\pi}{16}\right)$$

$$b = \sqrt{2}\cos\left(\frac{\pi}{8}\right) \qquad e = \sqrt{2}\cos\left(\frac{3\pi}{8}\right)$$

$$c = \sqrt{2}\cos\left(\frac{3\pi}{16}\right) \qquad f = \sqrt{2}\cos\left(\frac{7\pi}{16}\right)$$

Thus, the 8-point DCT equation  $Y = A^T X$  can be decomposed in (10):

$$\begin{bmatrix} Y(0) \\ Y(2) \\ Y(4) \\ Y(6) \end{bmatrix} = \frac{1}{\sqrt{8}} \cdot \begin{bmatrix} 1 & 1 & 1 & 1 \\ b & e & -e & -b \\ 1 & -1 & -1 & 1 \\ e & -b & b & -e \end{bmatrix} \cdot \begin{bmatrix} X(0) + X(7) \\ X(1) + X(6) \\ X(2) + X(5) \\ X(3) + X(4) \end{bmatrix}$$
 
$$\begin{bmatrix} Y(1) \\ Y(3) \\ Y(5) \\ Y(7) \end{bmatrix} = \frac{1}{\sqrt{8}} \cdot \begin{bmatrix} a & -c & d & -f \\ c & f & -a & d \\ d & a & f & -c \\ f & d & c & a \end{bmatrix} \cdot \begin{bmatrix} X(0) - X(7) \\ X(6) - X(1) \\ X(2) - X(5) \\ X(4) - X(3) \end{bmatrix}$$

b): A test bench for the DCT-IP core is also available. Explain the functions of the three components "TEST\_DCT", "DCT\_BEH" and "BMP\_Generator"! What function does the process "ERROR CALC" have?

**DCT\_BEH**: The behavioral model of the DCT processor performs the floating-point calculations and produces results rounded to 12 bits. This model serves as the standard representation for comparison purposes.

**BMP\_Generator**: This module generates the dataflow of testing arrays. It has two modes: one for generating predefined arrays and another for generating randomized arrays.

**Error\_Calc**: This component calculates the discrepancies between the output data of DCT\_AAN and DCT\_BEH. It generates three signals: ERROR, which represents the difference between the two signals through subtraction, SERROR, which represents the sum of squared errors for a single data array, and QUADMEAN, which provides the mean square error value for the current array.

#### 2.2 Verification of the Custom IP

**Task Description(a):** Explain the meaning of the following output signals: DCT[11:0], DCT\_STD[11:0], ERROR, QUADMEAN!


#### **Analysis:**

- DCT[11:0]: This is for Output Data
- DCT\_STD[11:0]: It computes the floating-point calculations. Results are rounded to 12 bits. And it acts as standard model.
- ERROR: The difference in the output data of DCT\_AAN and DCT\_BEH.
- QUADMEAN: The differences in the output data of DCT\_AAN and DCT\_BEH are calculated.QUADMEAN is the result mean square error value for the current array.

**Task Description(b):** Verify the functionality of the custom IP using the provided test bench. Simulate at least for 20μs (step 4). What is the delay (number of clock cycles) between first data input and first data output? How many clock cycles does it take to read in one input matrix? Give the min. and max. value of mean square error for this simulation! Attach simulation snapshots to verify your findings!

#### **Analysis:**

- Delay between fist data input and first data output = 133 cycles
- Clock cycles required to read input matrix = 64
- Min. root mean square error = 0
- Max. root mean square error = 1.045825033



### 3 Task2: Integration of DCT-IP into JPEG encoder project

**Task Description:** Integration of the hardware custom IP into an existing JPEG encoder project by creating a custom IP on FPGA and integrate the IP into a JPEG encoder project to finally build a hardware/software-codesign.

#### 3.1 Instantiating the DCT\_AAN core


**Task Description**: Instantiate the DCT\_AAN core. As the data handling between the IP Core and the ARM Processor via the introduced buffer is established, instantiate the DCT\_AAN component within the VHDL-file ,,DCT\_VHDL\_IP\_v1\_0\_S00\_AXI.vhd". Move to the end of the file and complete the port map section of DCT\_AAN instantiation!

```
BLOCK DESIGN - design_1
                                                                                                                                                             ? ×
     Address Editor × Diagram × DCT_2D_IP_v1_0_S00_AXI.vhd
                                                                                                                                                        ? & C
     e/h\_da/2ndSem/DSD/Lab/Lab/Sipeg\_encoder\_for\_lab/Sipeg\_encoder\_for\_lab.Sircs/sources\_1/bd/design\_1/Sipshared/6bb2/hdl/DCT\_2D\_IP\_v1\_0\_S00\_AXI.vhd
     Q | iii | ← | → | X | ii | iii | X | // | iii | ♀
                                                                                                                                                            Ф
                                                                                                                                                Read-only
Design
     1243
                                       when 62 => dctOut31(15 downto 0) <= SXT(dct_core_out,16);
     1244
                                       when 63 => dctOut31(31 downto 16) <= SXT(dct_core_out,16); ctrl_reg_out(0) <= '1'; --index_out <= 0;
     1245
                                        when others => dctOut0 <= X"000000000";
     1246
                                    end case;
     1247
                               end if;
     1248
                          end if:
                      end if;
     1249
     1250
                      end process;
             U2: DCT AAN
     1251
     1252
                 generic map(d_SIGNED => 0, scale_out => 1)
     1253
                      CLK => S_AXI_ACLK,
     1254
Source File Properties
                      RST => not(S_AXI_ARESETN),
     1256
                      START => start_pulse2,
                     EN => slv_reg49(1),
DATA_IN => dct_data,
DATA_OUT => dct_core_out,
     1257
     1260
                      RDY => dct_core_rdy
     1261
                 );
     1262
                   -- User logic ends
     1263
             end arch_imp;
```


#### 3.2 Jpeg\_Encoder

**Task Description**: Do a screenshot of folder jpeg\_encoder including *jpeg\_encoder.elf* with time stamp of your windows screen!


#### **Task Analysis:**



# 3.3 Screenshot of Statics in Terminal and compare BMP and JPEG images



The size of BMP image is more than JPG image and the BMP image has more quality.



FILE NAME	JPG SIZE	BMP SIZE
BLU	4 KB	85 KB
FLAG_B24	19 KB	46 KB
RAY	742 KB	1407 KB