

Q.1) Write a short note on Page Map Table. Explain Belady's Anomaly with an example.

→ Paging is non-contiguous memory allocation method. In other words, the program is divided into small blocks called pages in main memory. In paging, the virtual address space is divided into equal size blocks called pages and the physical memory is divided into size blocks called frames. The size of a page and size of a frame are equal.

The operating system maintains a data structure called page Table, which is used to map logical address to physical address. The page table consists of two columns for →


- (1) page number
- (2) Frame number

Belady's Anomaly takes place only in FIFO replacement of cache. This Anomaly states that, if there is a certain string to illustrate FIFO page replacement algorithm with no. of pages and frames, the no. of hits will not increase even when frames are increased. This anomaly takes place only in certain reference string.

Ex- For illustrating Belady's Anomaly, we shall use

the Reference string: 1 2 3 4 1 2 5 1 2 3 4

No. of frames = 3



No. of hits = 3

No. of page fault = 9


Total no. of page reference = 12

Page fault rate =  $\frac{9}{12} = \frac{3}{4} = 0.75$

for pg frame 3, Hit ratio =  $\frac{3}{12} = \frac{1}{4} = 0.25$

Let the frame be increased by 1.

No. of pg. frames = 4





(3)	(4)	(5)
5	4	4
1	1	5
2	2	2
3	3	3

No. of hits = 2

No. of page fault = 10

No. of page reference = 12

for pg frame = 4, hit ratio =  $\frac{2}{12} = \frac{1}{6} = 0.1667$

So here in this example, the no. of hits decreases with increase in page frame number, this is Belady's Anomaly.

Q.2) Consider the following reservation table:

clock stages	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>	P <sub>6</sub>	P <sub>7</sub>
S <sub>1</sub>	X		X				X
S <sub>2</sub>				X		X	
S <sub>3</sub>			X		X		

Find the (i) <sup>Forbidden</sup> latency  
(ii) collision vector  
(iii) MAL

(iv) Greedy cycle

(v) permissible latency

→ Forbidden Latency =  $\{(3-1), (2-3), (2-1), (6-4), (5-3)\}$

∴ Forbidden Latency =  $\{2, 4, 6\}$

Permissible latency =  $\{1, 3, 5, 7\}$

Collision vector =  $C_6 C_5 C_4 C_3 C_2 C_1$   
 $1 \ 0 \ 1 \ 0 \ 1 \ 0$

$\therefore$  Initial Collision vector = 101010

State Transition Diagram =

CV  $\rightarrow 101010$  Removing this zero  
 $\text{OR}$   
 $RS1 \rightarrow 010101$   
 $V_1: \underline{111111}$

For  $V_2$ :  
 $CV \Rightarrow 101010$   
 $RS5 \rightarrow \underline{000001}$   
 $\underline{101011}$


CV  $\rightarrow 101010$   
 $\text{OR}$   
 $RS3 \rightarrow \underline{000101}$   
 $N_2: \underline{101111}$

For  $N_3$ :  
 $CV \rightarrow 101010$   
 $RS3 \rightarrow \underline{000101}$   
 $\underline{101111}$

CV  $\rightarrow 101010$   
 $\text{OR}$   
 $RS5 \rightarrow \underline{000001}$   
 $V_3: \underline{101011}$

CV  $\rightarrow 101010$   
 $RS5 \rightarrow \underline{000001}$   
 $\underline{101011}$

(Now we will stop as the repetitions started)



Latency cycle

Avg. Latency

{6}

6

{5,6}

5.5

{1,6}

3.5

{3,5}

4

{5}

5

{3,5,5}

6.5

{3,6}

4.5

{5,5,6}

8

{3,5,6}

7

{3,5,5,6}

9.5

$\therefore$  Minimum Avg. Latency (MAL) = 3.5

Greedy cycle = {1,6}



Q.3) What is Hazard in pipeline? Explain the arithmetic and instruction pipeline. Explain the Flynn's classification.

→ Pipeline Hazards are situations that prevent the next instruction in the instruction stream from executing during its designated clock cycle.

• Pipeline can be classified into three types -

- (i) Arithmetic Pipeline
- (ii) Instruction Pipeline
- (iii) Processor Pipeline

### Arithmetic Pipeline


This pipeline divides an arithmetic operation such as a multiply, into multiple arithmetic steps each of which is executed one by one in different arithmetic stages in the ALU.

Examples - 4-stage Pipeline used in Star-100

### Instruction Pipeline

The ~~instruction~~ execution of a stream of instructions can be pipelined by overlapping the execution of the current instructions with the fetch, decode and operand fetch of subsequent instructions. All high performance computers are now equipped with this pipeline.

A typical instruction pipeline is divided into five stages as shown below:-



## Flynn's classification

Flynn used the concept of data stream and instruction

where a data stream is defined as a sequence of data including input, temporary result, partial data. An instruction stream is a sequence of instructions executed by the machine.

Flynn's classification is divided into 4 types:

- (i) SISD  $\rightarrow$  single instruction single data
- (ii) SIMD  $\rightarrow$  single instruction multiple data
- (iii) MISD  $\rightarrow$  multiple instruction ~~multiple~~ data
- (iv) MISC  $\rightarrow$  multiple instruction single data

(5) Find RAW, WAR, WAW for following instructions

Seq

I1: ADD R5, R0, R1

I2: MUL R6, R2, R5

I3: SUB R5, R3, R6

Seq

→  
 $R5 \leftarrow R0 + R1$   
 $R6 \leftarrow R2 * R5$   
 $R5 \leftarrow R3 - R6$

RAW

I1 → I2

I2 → I3

WAR

I2 → I3

WAW

I1 → I3

(4) State the importance of Amdahl's law. If a CPU be improved by 20% and 30% jobs are CPU bound, then calculate the total improvement of the system.

→ It is used to find the maximum or overall improvement possible by improving particular part of the system.

$$\text{Speedup}(N) = \frac{1}{(1-P) + P/N}$$

where (P) → parallel portion  
 n → factor  
 1-P → sequential portion.

$$N = \frac{1}{1 - 0.3 + \frac{0.30}{1.10}} = \frac{1}{0.7 + \frac{2}{11}} = 1.028$$

$$\text{improvement} = (1.028 - 1) \times 100\% = 2.8\%$$