What is branch hazard? What are it's solutions?

→ Control hazard
or
Instruction hazard

Solution

1) Pipeline flushing
2) delayed branching
3) early branching.

Max limit of Amdahl's law

$\lim_{n \to \infty} \frac{1}{f}$

'f' is for serial part.

Gustafson's law

This law states that any sufficiently large problem can be efficiently parallelised; thus the sequential operation will no longer be a bottleneck. It is based on the fixed execution time.

$S + P = 1$ ①

$S + P$
↑ serial, ↖ Parallel

For non-parallel (single processor machine)

$ET = (S + nP)$

Speed up $= S'(n) = \frac{S+nP}{S+P}$

$= \frac{S+nP}{1}$

$S'(n) = S + nP$.

$S + P = 1$
$\Rightarrow P = (1 - S)$

$S'(n) = S + nP$

$= n + (1-n)S$ [Putting $P = (1-S)$]

$= S + n(1-S)$

$= S + n - nS$

$\boxed{S'(n) = n + (1-n)S}$

Q. Let we have 5% serial section 20 PEs (Processing Elements). What will be the speed up according to Amdahl's law and Gustafson's law.

→ $S = 0.05$ , $P = 0.95$ ; $n = 20$.

Amdahl's law

$$N = \frac{1}{0.05 + \frac{0.95}{20}}$$

$$= 10.286 \text{ times}$$

Gustafson's

$$S'(n) = 20 + (1 - 20) \times 0.05$$

$$= 19.05 \text{ times}$$

Gustafson's is better than Amdahl's.

With a careful design it is possible to have a speed-up of 1021, 1020, 1016 in practice with 1024 PEs.

Sun & Ni's Law

M = Memory requirement of the problem

W = Computational work load (CPU power)

M and W are related to each other

$$W = g(M)$$

$$M = g^{-1}(W)$$

Let, the execution time be T, which will be ~~is~~ a will be again the function of no. of processor (n), work load (W) and memory (M)

$$T = f(M)$$

Enhanced time = $T^*$

~~$T^* = f^*(nM)$~~ $T^* = f^*(nM)$ ~~for~~

where, nM is the increased memory capacity of n-processor machine.

$f^*(nM)$

$= F(n) \cdot F(M)$

$T(n,W) = F(M)$

$f^*(nM)$

$= f(n) \cdot T(n,W)$

$$S^*(n) = \frac{T_S + F(n) T_P(n,W)}{T_S + \frac{F(n)}{n}(T_P(n,W))}$$

$$= \frac{\alpha + F(n)(1-\alpha)}{\alpha + \frac{F(n)}{n}(1-\alpha)}$$

where, $T = T_S + T_P$ = Total execution time

$T_S$ = Execution time of serial part

$T_P$ = n n n Parallel n

$\alpha$ = Serial part / fraction of the program

$(1-\alpha)$ = Parallel n / n of n n

Instructions = 1000

$t_m$ = 5 ms

$t_c$ = 100 ns = 0.1 ms

Total time = $t_c + t_m$

10 ins. → 8

1000 n → 800

800

Total time = $800 \times t_c + 200 (t_c + t_m)$

$= 800 \times 0.1 + 200 \times 5.1$

$= 4000 + 1100$ ms.

8. Diff~ SRAM vs DRAM

Memory Acessing method

- Random → Array
- Sequential → Linked list.
- Direct → Combination of Random & sequential.

There are four types of accessing method -

(1) Random

In Random accessing method any location of the memory can be accessed randomly

as we are calling array location by using index.

* It is not related to any other physical location.

② Sequential

Here the memory