#### **MPS Lab**




# **SystemC Introduction**

Prof. Dr.-Ing. Sohan Lal

Massively Parallel Systems Group
School of Electrical Engineering, Computer Science and Mathematics
Technische Universität Hamburg

# **SystemC Design Flow**





# Using Software to Simulate Hardware Behavior



- Library of C++ that supports hardware modeling, design and synthesizable code
  - ➤ Hardware notion of time → clocks
  - ➤ Hardware communication → signals
  - Port mapping
  - Data types used in hardware (bit-vectors, multi-valued logic types)
  - ➤ Concurrency → different operations in parallel


### **SystemC Key Components**



- Modules (corresponds to a C++ class)
  - ➤ Functionality → processes which are the methods in C++
  - → Hierarchy → when it contains sub-modules.
- Ports
  - External interface of the modules
- Signals
  - Local to module and convey information between different modules
- Processes
  - Basis of concurrent execution
  - Include functionalities and have sensitive lists
- Clocks

# **Example SystemC Model**





# **Example: Half Adder**



```
#include "systemc.h"
SC MODULE(half adder) {
  sc in<bool>a, b;
  sc out<bool>sum, carry;
 void proc half adder();
  SC CTOR(half adder) {
    SC METHOD (proc half adder);
    sensitive << a << b;
};
void half adder::proc half adder() {
  sum = a ^ b;
  carry = a \& b;
```

#### **Basic Block: Module**



```
SC_MODULE (module_name) {
    input/output declaration
    internal variable
    constructor (computation block)
};
```

- Input : sc\_in<type> var1, ...;
- Output: sc\_out<type> var2, ...;
- Type
  - C++ primitive type : int, float, char, ...
  - hardware type : sc\_int, sc\_uint, ...
  - user defined type

## **SystemC Constructor**



```
SC_CTOR (module_name) {

SC_METHOD (function name);

sensitive << a << b << c;

Sensitive

...
```

C++ constructor
Computation function name
Sensitivity list

# **Example: 4-bit Counter (I)**



```
#include "systemc.h"
SC MODULE (first counter) {
 sc in clk clock; //Clock input of the design
 sc in <bool> reset ; //active high, synchronous Reset input
 sc in <bool> enable; //Active high enable signal for counter
 sc out<sc uint<4> > counter out; //4 bit vector output of the
                            //counter
 sc uint<4> count;
 void incr count () {
   if (reset.read() == 1) {
     count = 0;
     counter out.write(count);
   } else if (enable.read() == 1) {
     count = count + 1;
     counter out.write(count);
     cout << "@" << sc time stamp() << " :: Incremented Counter "
       <<counter out.read() <<endl;
  } // End of function incr count
```

# **Example: 4-bit Counter (II)**



```
SC CTOR(first counter) {
    cout<<"Executing new"<<endl;</pre>
    SC METHOD (incr count);
    sensitive << reset;
    sensitive << clock.pos();</pre>
  } // End of Constructor
}; // End of Module counter
```

## **Demo**

