

- Caching disabled bit  $\rightarrow$  Helps to protect from writing state information of cache.
- referenced bit  $\rightarrow$  <sup>whether</sup> the page is referenced or not.
- modified bit  $\rightarrow$  Whether the page has been modified or not. So, that modified result can be kept at secondary memory.
- Protection bits  $\rightarrow$  It is a field containing several bits - it contains access information i.e. read or read/write or ~~or~~ read/write/exec etc.   
Also called as Dirty bit.
- Present/Absent bit  $\rightarrow$  It says whether the page is present in the MM or not.

[Demand Paging  $\rightarrow$  All the pages are not loaded at once, depending upon the requirement or demand, pages are loaded into memory.]

[Page Fault  $\rightarrow$  CPU wants a page that is not present in the main memory.]

- Page Frame Number  $\rightarrow$  It gives the frame number in  $\&$  which the current page CPU looking for, is present.

### 29 - GATE 2004 question on Page Table Entry

In a virtual memory system, size of virtual address is 32 bit, size of physical address is 30 bits, page size is 4 KB, and size of each page table entry is 32-bit. The main is byte addressable. Which of the following is maximum number of bits that can be used for storing protection and other information, in each page table entry?

- a) 2, b) 10, c) 12, d) 14

$$VA = 32 \text{ bits} \rightarrow VAS = 2^{32} B \quad PTE = 32 \text{ bits}$$


$$PA = 30 \text{ bits} \rightarrow PAS = 2^{30} B \quad FS \& PS = 4 KB = 2^{12} B$$

$$PO = 12 \text{ bits}$$

$$FNO = PA - PO$$

$$= 30 - 12$$

$$= 18 \text{ bits}$$



$$\therefore PTE - FNO$$

$$= 32 - 18 = 14 \text{ Bits} \Rightarrow \text{Ans} \rightarrow c$$

$$PTS = \text{No. of pages} * PTE$$

$$= 2^{(VA - PO)} * PTE = 2^{(32 - 12)} * 32$$

$$= 2^{20} * 32 = 8 \text{ MB}$$

### 30 - Need For Multilevel Paging

- Working set  $\rightarrow$  To the no. of pages the process can refer at any point of time.
- Likelihood of reference generally ~~works~~ works with working set.


$$LA = 22 \text{ bits} \rightarrow LAS = 2^{22} B \quad \text{Page size} = 4 KB \rightarrow PO = 12 \text{ bits}$$

$$\text{Page Number/PNO} = LA - PO = 22 - 12 = 10 \text{ bits}$$

$$\text{No. of pages} = 2^{10} B, \quad PTE = 4 B \rightarrow PTS = 1 K * 4 B = 4 KB$$

- To run this program, the Page Table should always be in the main memory & MM is divided into frames, so PT should always be divided into pages. If it is too big to fit in one frame, then the PT size must be equal to the program size (No. of pages) & then PT must be kept in MM.


- Page Table = Page size = 4 KB, so can be kept in ~~one~~ one frame in the main memory, otherwise the ~~frame~~<sup>PT</sup> must be divided into no. of pages & put in main memory (PT).



### 31 - Two Level Paging Example

$$LAS = VAS = 2^{32} B \rightarrow LA = VA = 2^{32} B$$

$$PS = 4 KB \rightarrow PO = 12 bits$$



So, the problem is size of PTS is so big that it can't fit within one frame of MM.  
So, PT must be divided again into many pages such that each page can fit in one frame.

32 bits required to identify each frame  
20 bits required to identify each page  
No. of entries in PT = No. of pages in Program

$$\text{No. of pages} = \frac{\text{PT size}}{\text{Page size}} = \frac{4 MB}{4 KB} = 1 K \text{ pages are present in PT}$$

So now one more PT is needed to keep track of pages of the 1st PT that are placed in the frames of MM.

$$\text{No. of entries in 2nd PT} = \text{No. of pages in 1st PT}$$

Size of one entry in 2nd PT is also 32 bits as it contains the frame number in which the page is going to be placed.

$$2^{\text{nd}} \text{ PT} = 2^{10} \times 4 \text{ KB}$$

= 4 KB

$PS = 4 \text{ KB}$   $\rightarrow$  So, Now problem is solved & page can be placed in  $2^{\text{nd}}$  PT.

$\therefore 12$  bits are needed to identify one addressable unit / Byte out of  $2^{12}$  Bytes.

(1st PT) In PT, How many entries are present in each page?

Each entry size = 4 B


Page size = 4 KB  $\rightarrow$  No of entries =  $\frac{4 \text{ KB}}{4 \text{ B}} = 1 \text{ K entries}$

So, 10 bits are required to identify each entry in the PT.

(2nd PT) No. of pages in 2nd PT =  $2^{10}$

$\rightarrow$  10 bits for page identification

PT Base Address  $\rightarrow$  containing address of the first entry of 2nd PT (outermost)  
because this PT is kept in MM. This points to  
base address of the frame that contains the outermost  
PT.



Program

4 KB

PT1

4 KB

PS

4 KB

PT2

4 KB

32

process

4 KB

PT1

4 MB

PT2

4 KB

• Threshing - For every instruction executed, if

every time a page is swapped out a page is get into MM, then it is called threshing.

Access time = Page Fault Time

So, the balance b/w no. of frames allocated to a program & the page sizes and other things helps to avoid thrashing & reduce memory access time.


### 32 - Example On Multilevel Paging ( $\checkmark \rightarrow$ given, $\square \rightarrow$ not given)

VA	Page Size	PTE	PT1	PT2	PT3	Address Split
481	16 KB	4B	$2^{37} \times 2^2 \times 2^3$	$2^2 \times 2^2 \times 2^4$	$2^0 \times 2^2 \times 2^2$	$10 \quad 12 \quad 12 \quad 14$ PTE PT2 PT3 PO
C41	1 MB	4B	$2^{47} \times 2^2 \times 2^4$	$2^2 \times 2^2 \times 2^4$	$2^0 \times 2^2 \times 2^1$	$6 \quad 12 \quad 18 \quad 20$ PTE PT2 PT3 PO
721	1 GB	4B				
721	256 MB	4B				
721	16 MB	4B				

i)  $VA = 48\text{ bits} \rightarrow VAS = 2^{48}\text{ B}$   $\& \text{LAS} = \text{VAS} \& \text{LA} = \text{VA}$

$$PS = 16\text{ KB} = 2^{14}\text{ B} \rightarrow \cancel{\text{No of pages}} = \frac{VAS}{PS} = \frac{2^{48}}{2^{14}} = 2^{34} = \cancel{16M}$$

$$\therefore \text{PT2 (No of pages)} = \frac{2^{34}}{2^{17}} = 2^{22} \quad \& \quad \text{PT3 (No of pages)} = \frac{2^{24}}{2^{14}} = 2^{10}\text{ KB}$$



ii)  $VA = 14\text{ bits} \rightarrow VAS = 2^{14}\text{ B}$


$$PS = 1\text{ MB} \rightarrow \text{No of pages} = \frac{2^{47}}{2^{20}} = 2^{27}\text{ B} \quad \& \quad 9+1 = 2^{47} \times 2^2 = 2^{49}\text{ B}$$

$$\therefore \text{PT2} = \frac{2^{46}}{2^{20}} = 2^{26} \rightarrow 2^6 \times 2^2 = 2^{28}\text{ B}$$

$$\text{PT3} = \frac{2^{28}}{2^{20}} = 2^8 \rightarrow 2^8 \times 2^2 = 2^{10}\text{ B} \quad \& \quad \frac{PS}{PT2} = \frac{1\text{ MB}}{4B} = \frac{2^{20}}{2^2} = 2^{18}$$

8	18	18	$64-44=20$
PTE	PT2	PT3	PO

[PTE is same in all PT]



$\text{PT1} = 2^{42} \times 2^2, 2^{44} \text{B}$ $\text{PT2} = 2^{14} \times 2^2 = 2^{16} \text{B}$	$\text{PT1} = \frac{2^{72}}{2^{28}} \times 2^2$ $2^{72-28+2} \times 2^2 = 2^{44} \text{B}$ $\text{PT2} = \frac{2^{46}}{2^{29}} \times 2^2, 2^{14} \times 2^2 = 2^{16} \text{B}$												
<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td style="padding: 2px;">14</td> <td style="padding: 2px;">28</td> <td style="padding: 2px;">30</td> </tr> <tr> <td style="padding: 2px;">PT2</td> <td style="padding: 2px;">PT1</td> <td style="padding: 2px;">PO</td> </tr> </table> $\downarrow$ $42-14$	14	28	30	PT2	PT1	PO	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td style="padding: 2px;">18</td> <td style="padding: 2px;">26</td> <td style="padding: 2px;">28</td> </tr> <tr> <td style="padding: 2px;">PT2</td> <td style="padding: 2px;">PT1</td> <td style="padding: 2px;">PO</td> </tr> </table> $\downarrow$ $44-18$	18	26	28	PT2	PT1	PO
14	28	30											
PT2	PT1	PO											
18	26	28											
PT2	PT1	PO											

### 33 - More Examples on Multilevel Pages

Page Size	PTE	Outer Page Table Level	Level of Paging	Virtual Address Space
4 KB	4B	4 KB	1	
4 KB	4B	4 KB	2	
4 KB	4B	4 KB	3	
4 KB	4B	256B	1	
4 KB	4B	256B	2	
4 KB	4B	256B	3	

Assume that except the outermost page table, all the pages of inner level PT are ~~completely~~ completely full.

i)  $\text{OPTS} = 4 \text{KB}, \text{PTB} = 4 \text{B} \Rightarrow \text{No of pages} = \frac{4 \text{KB}}{4 \text{B}} = 1 \text{K} = 2^{10} \text{ pages are present in proc}$

$$\text{No of pages} = \frac{\text{VAS}}{\text{PS}} \Rightarrow \text{VAS} = \text{PS} * \text{No of pages}$$

$$\Rightarrow \text{VAS} = 4 \text{KB} * 2^{10}$$

$$\Rightarrow \text{VAS} = 2^{12} * 2^{10} \Rightarrow \text{VAS} = 2^{22} \text{B} = 4 \text{MB}$$

ii)  $\text{No of entries} = \frac{4 \text{KB}}{4 \text{B}} = 1 \text{K}$  Here, within 1K entries or specifically pointers will point to a page of the inner PT.

So, number of pages in inner PT = K & within this PT each page containing  $\frac{4 \text{KB}}{4 \text{B}} = 1 \text{K}$  entries. So totally, within inner PT there are K pages & each ~~containing~~ containing K entries so total no. entries coming out from inner PT is  $(K * K)$  entries. Then finally within these pointing each pointer points to a page belonging to the proc.

Total no. of ~~proc~~ pages in the proc are  $(K * K)$  pages.

$$\text{Size of each page} = 4 \text{KB}, \text{Total size} = \frac{(K * K) * 4 \text{KB}}{2} = (K * K) \text{ pages} * (4 \text{KB}) = 4 \text{GB}$$

- iii) 1st outermost PT  $\rightarrow$  K entries  
 2nd " "  $\rightarrow$   $(K+K)$  entries  
 3rd " "  $\rightarrow$   $(K+K+K)$  entries  
~~PS = 4KB~~  $\rightarrow (K+K+K) \times (4KB)$   
 $\therefore VAS = 4TB.$

- iv)  $PTS = 256KB = 2^8$   
 i. No of entries  $\times \frac{PTS}{PTB} = \frac{2^8}{2^2} = 2^6 = 64$  entries  
 ii. No of pages is also 64 pages  
 iii.  $VAS = (4 + 4KB) \times 2^{18}B = 256KB$

- v) 1st outermost PT  $\rightarrow \frac{256}{4} = 64$  entries  $\rightarrow \frac{4KB}{4B} = 1K$ .  
 2nd " "  $\rightarrow \frac{(64 \times 1K)}{2^2} = \frac{64K}{2^2} = 2^{10}$  entries  $(4 \times 1K) = 4K$  entries  
 iii. No of pages  $= 2^{10}$  i.  $VAS = 2^{16} \times 4KB$   
 $= 2^{18} \times 2^2 B$   
 $= 2^{20} B = 256MB$

- vi) 1st outermost PT  $\rightarrow \frac{256}{4} = 64$  entries  
 2nd " "  $\rightarrow (64 \times \frac{4KB}{4B}) = 64K$   
 3rd " "  $\rightarrow (64K \times \frac{4KB}{4B}) = \frac{64K \times 1K}{2^2 \times 2^{10}} = 2^6 \times 2^{10} = 2^{16}$   
 i. No of pages  $= 2^{16}$  ii.  $2^{16}$  entries  
 iii.  $VAS = 2^{16} \times 4KB = 2^{16} \times 2^2 B = 2^{18} = 256GB$ .

### 34 - Examples On How to make Page Table fit in One Page

VAS	PS	PTE
4MB	4KB	
4GB	128KB	
128TB	32MB	
256MB	4B	
512KB	2B	
16GB	4B	

- Fill in the blanks in such a way that PT will fit in one page in single level paging.

i)  $VAS = 4MB, PS = 4KB$

$$\text{No of Pages} = \frac{4MB}{4KB} = 2^{10} \text{ pages}$$

$$PTS = \text{No of Pages} \times \text{Size of each entry}$$

$$\therefore \text{No of Pages} \times \text{Entry Size} \leq PS$$

$$\therefore PTE = 4B \quad \text{Entry Size} \leq \frac{PS}{\text{Pages}} = \frac{4KB}{1K} = 4B$$

ii)  $VAS = 4GB, PS = 128KB$

$$\text{No of Pages} = \frac{4GB}{128KB} = \frac{2^2 \times 2^{30}}{2^7 \times 2^{10}} = 2^{15}$$

$$\therefore \text{Entry Size} \leq \frac{128KB}{2^{15}} = \frac{2^{17}}{2^{15}} = 2^2 = 4B$$

$$iii) VAS = 128 TB, PS = 32 MB$$

$$\text{Pages} = \frac{128 TB}{32 MB} = \frac{2^9 \times 2^{40}}{2^5 \times 2^{10}} = 2^{22}$$

$$\therefore \text{Entry size} \leq \frac{2^{25}}{2^{22}} = 2^3 = 8 B$$

$$iv) VAS = 256 MB, PTE = 4 B$$

$$= 2^{20} B \quad \text{but } PS = 2^k B / P_{B_0}^{k_0}$$

$$\text{Pages} = \frac{2^{20}}{P}$$

$$PTS = \frac{2^{20}}{P} \times 4 = \frac{2^{20}}{P}$$

$$\therefore \text{Page size} \geq PTS$$

$$P \geq \frac{2^{30}}{P}$$

$$\therefore PS = 32 kB$$

$$P^2 \geq 2^{30}$$

$$P \geq 2^{15}$$

$$v) VAS = 512 MB, PTE = 2 B, PS = P B$$

$$\text{Page} = \frac{2^{19}}{P} \quad \therefore PTS = \frac{2^{19}}{P} \times 2^1 = \frac{2^{20}}{P}$$

$$\text{Page size} \geq PTS$$

$$P \geq \frac{2^{20}}{P}$$

$$P \geq 2^{20}$$

$$P \geq 2^{10}$$

$$\therefore PS = 1 kB$$

$$vi) VAS = 16 GB, PTE = 4 B, PS = P B$$

$$\text{Pages} = \frac{2^{34}}{P} \quad \therefore PTS = \frac{2^{34}}{P} \times 2^2 = \frac{2^{36}}{P}$$

$$\text{Page size} \geq PTS$$

$$P \geq \frac{2^{36}}{P}$$

$$P \geq 2^{36}$$

$$P \geq 2^{18}$$

$$\therefore PS = 256 kB$$

### 35 - Create Q1 and Q9 Question On Paging

- Q1 Consider a ~~running~~ machine with 64 MB physical memory and 32 bit virtual address space. If the page size is 4 kB, What is the approximate size of PT? a) 16 MB, b) 8 MB, c) 2 MB, d) 24 MB


$$PAS = 64 MB = 2^{26} B, VAS = \cancel{2^{32} B - 32 bits + 2} 2^{32} B$$

$$PS = 4 kB = 2^{12} B, PTS = ?$$

$$\text{No. of frames} = \frac{2^{26}}{2^{12}} = 2^4$$

$$\text{No. of Pages} = \frac{VAS}{PS} = \frac{2^{32}}{2^{12}} = 2^{20}$$

PT Entry size = Frame No.



$$\therefore ES = 14 bit$$

$$\therefore PTS = 2^{20} \times 14 B bits$$

$$= \frac{2^{20} \times 14}{2^3} = 2^{17} \times 14 \approx 2 MB$$

Q9 Which of the following is / are advantages of virtual memory?

- a) Faster access to memory on an average
- b) Processes can be given protected address spaces
- c) Linker can assign ~~as~~ addresses independent of ~~the~~ where the program will be loaded in the physical memory.
- d) Programs larger than the physical memory size can be run.

Ans  $\rightarrow$  D

36 - GATE Theory Question

Q5 In a virtual memory system, the address space specified by the address lines of the CPU must be \_\_\_\_\_ than the physical memory size and \_\_\_\_\_ than the secondary memory size.

- i) larger, ii) smaller

Q7

Dirty bit for a page in PT -

- $\rightarrow$  Helps avoid unnecessary writes on paging device
- b) Helps maintain LRU information.
- c) Allow only read on a page
- d) None.

Ans  $\rightarrow$  A

Q6 A computer system supports 32 bit virtual addresses as well as 32 bit physical addresses. Since the VAS is of same size as PAs, the OS designers decided to get rid of VM entirely. Which of the following is true?

- a) Efficient implementation of multiuser support is no longer possible.
- b) The processor cache organization can be made more efficient now.
- c) H/W support for memory management is no longer needed.
- d) CPU scheduling can be made more efficient now.

Ans  $\rightarrow$  A

37 - GATE 2008 Question on Multilevel Paging


PA = 36 bits, VA = 32 bits, PS = 4 KB, PTE = 4B.

A three level PT is used. VA is divided as follows:

- $\rightarrow$  Bits 30-31 are used to index I level PT.
- $\rightarrow$  Bits 21-29 are used to index II level PT.
- $\rightarrow$  Bits 12-20 are used to index III level PT.
- $\rightarrow$  Bits 0-11 are used as offset within page.

No. of bits <sup>in</sup> PTE for frame no.  
Then PTE is in I, II, and III level PT one?

- A) 20, 20, 20, B) 24, 24, 24, C) 24, 20, 20, D) 25, 25, 24



$$PS = 4 \text{ KB} = 2^{12} \text{ B}, PO = 12 \text{ bits}$$

Ans → B) 24, 24, 24

∴ In multilevel paging, the entry size of all PT is always same.

(The whole method  
is ~~was~~ checked  
against the  
video).

### 38 - GATE 2009 Question on Multilevel Paging

A multilevel PT is preferred in comparison to a single level PT for translating VA to PA because -

- It reduces the memory access time to read or write a memory location.
- b) It helps to reduce the size of PT needed to implement the virtual address space of a process.
- c) It is required by the translation lookaside buffer.
- d) It helps to reduce the number of page faults in page replacement algorithms.


Ans → B

### 39 - GATE 2002 Question Multi Level Paging

$$VA = 32, PA = 32, \text{ Byte Addressable}$$

$$PS = 4 \text{ KB. Two level PT, PTE} = 4 \text{ B}$$

- Diagram showing VA to PA conversion
- b) Page table entries in each page?
- c) How many bits are available for storing protection and other info in each PTE.



b)  $\frac{PS}{PTE} < \frac{2^{12}}{2^2} = 2^10 = 1 \text{ K entries in each page.}$

c) PTE = 32 bits,  $PA = 2^{32}$ ,  $\frac{PS}{PTE} \text{ of frames} < \frac{2^{32}}{2^{12}} = 2^{20}$

Protection bits  
 $= 32 - 20$   
 $\rightarrow 12 \text{ bits}$

$PS = 2^{12}$   
 $PTE = 32$

PA = 

20	12
F NO	FO

$\approx$ 

32 - 12	~20	~12
L 32 - 20		

## Q1 - GATE 2008 IT Question

- 1) Dirty → a) Page Initialization
- 2) R/W → b) Write-Back Policy
- 3) Reference → c) Page Protection
- 4) Valid → d) Page & replacement policy

(Code Segment)  $\rightarrow$  R  $\times$  (Read & execute)

(Data segment)  $\rightarrow$  RW (Read & write)

(Stack)  $\rightarrow$  RW (w)

## Q1 - GATE 2013 question on Multi-Level Paging

VA = 46 bits, PA = 32 bits, 3 level Paging.


First level page table has exactly one page.

PTE is 32 bits. What is the size of the page

in this computer?

$$PS = P \text{ bytes} \quad \text{RootTags} = \frac{2^{46}}{P} \quad \text{No of entries in one page } \frac{P}{4}$$

(1st PT)



$$\text{2nd PT} \rightarrow \frac{P}{4} + \frac{P}{4} = P^2 / 16$$

$$\text{3rd PT} \rightarrow P^2 / 16 \times P / 4 = P^3 / 64$$

$$\text{Total no. of pages} \rightarrow P^3 / 64$$

$$VA = (P/4)^3 * P$$

$$2^{46} = \frac{P^4}{64}$$

$$\Rightarrow P^4 = 2^{46} \times 64$$

$$\Rightarrow P^4 = 2^{52} \Rightarrow P = (2^{52})^{1/4}$$

$$\Rightarrow P = 2^{13} = 8 \text{ KB}$$

## Q2 - Finding Optimal Page Size

VAS = 4 GB

PS = 4 KB

$$\text{Pages} = \frac{VAS}{PS} = \frac{4 \text{ GB}}{4 \text{ KB}} \sim 1 \text{ M} \quad \left| \begin{array}{l} PS = 4 \text{ MB} \\ \text{Pages} = \frac{VAS}{PS} = \frac{4 \text{ GB}}{4 \text{ MB}} \sim 1 \text{ K} \end{array} \right.$$

•  $PS \uparrow$   $PT \downarrow$  /  $PS \downarrow$   $PT \uparrow$

↓

• Small overhead

• Page can be wasted  $\rightarrow (P/2) \rightarrow$  half of the page

Page size = P bytes, PTE = e bytes

On average VAS = S bytes

$$\text{Overhead} \rightarrow \left( \frac{P}{2} \right) + \left( \frac{S}{P} \right) * \underbrace{e}_{\text{size of PTE}}$$

$$\frac{2D}{2P} = \frac{1}{2} + \frac{S}{P} \times e = 0$$

$$\Rightarrow \frac{S}{P} \times e = \frac{1}{2}$$

$$\Rightarrow 2Se = P^2 \Rightarrow P = \sqrt{2Se}$$


↓  
Best possible page size so that  
overhead is minimum

S	e	P ( $\frac{S}{P} + Se$ )
4 KB	8 B	$\Rightarrow \sqrt{2 \times 2^{12} \times 2^3} = \sqrt{2^{15}} = 2^8 = 256 B$
1 MB	2 B	$\Rightarrow \sqrt{2 \times 2^{21} \times 2^1} = \sqrt{2^{22}} = 2^{11} = 2 \text{ KB}$
256 GB	32 B	$\Rightarrow \sqrt{2 \times 2^{30} \times 2^5} = \sqrt{2^{35}} = 2^{17.5} = 4 \text{ MB}$

Process divided into n sections

other wasted memory =  $\frac{nP}{2} + \left(\frac{S}{P} + e\right)$

### 43 - VM Introduction



#### Addrs of VM

- Many processes can be accommodated.
- CPU utilization is increased.
- Degree of multiprogramming is increased.


#### PT of $P_1$

- Frame → Consists of Page No of MM
- P/A → ~~Present/Abstract~~ bit → Page is present in MM or not → Present → 1 Abstract → 0 ~~Abstract~~
- D → Dirty bit/Modified bit → A page after getting loaded into the MM is modified or not. Mainly used for Write back policy so that modification or update can be reflected on Secondary memory.
- R → Reference bit → In the last clock cycle, what are the pages that are referred. So, ~~replace~~ this is mainly needed in replacement techniques to take decision whether to replace a page or not.
- I → Protection bit → Whenever trying to access MM, and trying to write something on the code, so the protection will catch it & check its permissions. i.e. Read/Write/Execute (R/W/X).

- Paging & Page Table is invented to decrease the wastage of memory due to external fragmentation.

VAS = 4GB, PS = 4KB, Pages = 1M

• PS = Too large  $\rightarrow$  static partitioning  $\rightarrow$  Internal fragmentation



External fragmentation

$\downarrow$

Paging

$\downarrow$


Page Table (Large Space)

$\downarrow$

Multilevel Paging

Overhead time increased

∴ Effective memory access time =  $2 \times m$  ( $m \rightarrow$  time needed to read one word from RAM)




$$t = \text{No. of levels} \times m + m$$

Byte of PT  $\rightarrow$  Register  $\rightarrow$  less context switch time

New type of memory  $\rightarrow$  Cache  $\rightarrow$  fast than RAM

$\hookrightarrow$  Cheaper than Register & more density than Register

This concept is called TLB (Translation Lookaside Buffer).



$$\begin{aligned} \text{Effective Memory Access Time} &= 0.8(20 + 100) + 0.2(20 + 100 + 100) \\ &= 16.0 + 80.0 + \cancel{20.0} + 20.0 + 20.0 \\ &= 140 \text{ ns} \end{aligned}$$

$$\boxed{\begin{aligned} P(t+m) + (1-P)(t+m+n) \\ \downarrow \text{hit probability} \\ \downarrow \text{miss probability} \end{aligned}}$$

$$\text{Multilevel} \rightarrow P(t+m) + (1-P)(t+km+n)$$

• Mention Process ID/PO or Block no.  $\downarrow$  no. of words

TLB to keep track of process & word configuration about tag no.

A paging scheme uses TLR. A TLB access takes 10 ns and main memory access takes 50 ns. What is the effective access time (in ns) if the TLB hit ratio is 90%, and there is no page fault?

- a) 54, b) 60, c) 65, d) 75

$$\text{EMAT} = 0.9(10 + 50) + 0.1(10 + 50 + 50)$$

$$= 54 + 11 = 65 \text{ ns} \rightarrow \text{c.}$$

### Q6 - Numerically on TLB

TLBA	MA	TLBH	PT Levels	EMAT
20 ns	100 ns	80%	1	—
20 ns	100 ns	80%	2	—
20 ns	100 ns	80%	3	—
20 ns	100 ns	—	1	120 ns
—	100 ns	60%	1	180 ns
20 ns	—	50%	1	170 ns

Assume NO Page faults.

i)  $\text{EMAT} = 0.8(20 + 100) + 0.2(20 + 100 + 100)$   
 $= 96 + 44 = 140 \text{ ns}$

ii)  $\text{EMAT} = 0.8(20 + 100) + 0.2(20 + 2 \times 100 + 100)$   
 $= 96 + 64 = 160 \text{ ns}$

iii)  $\text{EMAT} = 0.8(20 + 100) + 0.2(20 + 3 \times 100 + 100)$   
 $= 96 + 84 = 180 \text{ ns}$

iv)  $120 = P(20 + 100) + (1-P)(20 + 100 + 100)$   
 $= 120P + 220 - 220P$

$\Rightarrow 1.00P = 90 \Rightarrow P = \frac{90}{120} \Rightarrow P = 90\%$

v)  $160 = 0.4(t + 100) + 0.4(t + 100 + 100)$

$\Rightarrow 160 = 0.4t + 60 + 0.4t + 80$

$\Rightarrow t = 20 \text{ ns}$

vi)  $170 = 0.5(t + m) + 0.5(t + m + n)$

$\Rightarrow 170 = 10 + 0.5m + 10 + 0.5m + 0.5n$

$\Rightarrow 1.5m = 150$

$\Rightarrow m = \frac{150}{1.5} \times 10 \Rightarrow m = 100 \text{ ns}$

## 47 - TLB Summary

TLB access time =  $t$  units


Main memory access time =  $m$  units

TLB miss rate =  $p$

∴ Effective memory access time (EMAT) =

$$\begin{aligned}
 &= \cancel{P(t+m)} + \cancel{m} \\
 &= p(t+2m) + (1-p)(t+m) \\
 &= pt + 2pm + t + m - pt - pm \\
 &= pm + t + m
 \end{aligned}$$

∴  $EMAT = pm + t + m \Rightarrow y = mx + c$



For multilevel paging  $\rightarrow$  PT Level =  $K$

$$\begin{aligned}
 EMAT &= P(t + km + m) + (1-p)(t + m) \\
 &= t + m + Pkm
 \end{aligned}$$

## 48 - Page Fault

- Demand Paging  $\Rightarrow$  Don't load any page until required.
- Page Fault  $\Rightarrow$  Referring to a page which is not present in MM.
- Page Fault  $\rightarrow$  Interrupt  $\rightarrow$  User mode  $\xrightarrow{(c)}$  Kernel mode  $\rightarrow$  Page replacement (Context Switching)
  $\hookleftarrow$  Kernel mode  $\xrightarrow{(c)}$  User mode  $\rightarrow$  process again started  $\rightarrow$  Page hit


RAR -  $m_3$   
 CS -  $m_3$   
 copy -  $m_{16}$   
 CS -  $m_{16}$

Page Fault  $\uparrow$  Total time  $\uparrow$

• Throsting - If no. of page faults is  $\approx$  almost equal to no. of page references, then maximum time will be wasted by doing copy from HDD to MM, this is called thrrosting.

Solution  
better page replacement technique

$\longrightarrow$  less thrrosting  $\rightarrow$  less execution time



49 - GATE 2001 Question on Page Fault

Let the page fault service time be  $10\text{ms}$  in a computer with average memory access time being  $20\text{ns}$ . If one page fault is generated every  $10^6$  memory accesses, what is the effective access time for the memory?

- A) 21 ns, B) 30 ns, C) 23 ns, D) 35 ns

$$E\text{MAT} = P(PS + MA) + (1-P)(MA) \quad \leftarrow (1-P = m\right)$$

$$= P(PS) + \cancel{PM} + m - PM$$


$$\leftarrow P(PS) + m$$

$$y = m \cancel{x} + c$$

$$\therefore E\text{MAT} = P(PS) + m$$

$$\leftarrow 20\text{ns} + (10\text{ms}) \cancel{\times} \frac{1}{10^6}$$

$$\leftarrow 20\text{ns} + 10\text{ns} \quad \cancel{+ 30\text{ms}} \rightarrow B$$



50 - GATE 98 Question on Page Fault

If an instruction takes  $i$  microseconds and a page fault takes an additional  $j$  usec, the effective instruction time if on the average a page fault occurs every  $k$  instructions is:

- a)  $i + (j/k)$  b)  $i + j + k$  c)  $(i+j)k$  d)  $(i+j)+k$

$$E\text{MAT} = P(PS) + m$$

$$\leftarrow \frac{1}{k} \cdot j + i = i + \cancel{j/k} \rightarrow a$$

51 - GATE 2000 Question on Page Fault

Suppose the time to service a page fault is on average 10 msec, while memory access takes 1 msec. Then a 99.99% hit ratio results in an average memory access time of - a) 1.0001 msec b) 1 msec c) 9.999 msec d) 1.999 msec

$$\therefore E\text{MAT} = P(PS) + m \rightarrow (0.001\%) \times 10\text{msec} + 1\text{msec}$$

$$P = (1 - 0.9999) \cancel{\times} \frac{1}{10000} \leftarrow \frac{1}{10000} \times 10\text{msec} + 1\text{msec} \rightarrow 0.0001 \times 10\text{msec} + 1\text{msec}$$

$$\leftarrow 100 \times 10\text{msec} + 1\text{msec} \rightarrow 1000\text{msec} + 1\text{msec}$$

$$\left| \begin{array}{l} 0.0001 = 10^{-4} \\ 10\text{msec} = 10 \times 10^{-3}\text{msec} \end{array} \right. \rightarrow \left| \begin{array}{l} 10^{-4} \times 10 \times 10^{-3}\text{msec} \\ 1\text{msec} \end{array} \right. \left| \begin{array}{l} = 1\text{msec} + (10^{-4} + 10^{-4})\text{msec} \\ = 1\text{msec} + 10^{-4}\text{msec} \end{array} \right. \rightarrow \left| \begin{array}{l} = 1\text{msec} + 1\text{msec} \end{array} \right. \rightarrow d \end{array} \right.$$

$$\begin{aligned} \text{EMAT} &= P(PS + m) + (1-P)(m) \\ &= P(PS) + Pm + m - Pm \\ &= P(PS) + m \end{aligned}$$

$$\begin{aligned} 1.99 \rightarrow \text{EMAT} &= P(PS) + (1-P)m \Rightarrow m \text{ is negligible} \\ &\approx 0.0001(10 \times 10^3) + (9999)/10^6 \\ &\approx 10^{-5} + 0.9999 \times 10^{-5}, \quad 1.9999 \text{ ms} \end{aligned}$$

52 - GATE 2002 Question on page fault and dirty bit

A demand paging system takes 100 time units to service a page fault and 300 time units to replace a dirty page. Memory access time is 1 time unit. The probability of page fault is 'P'. In case of page fault the probability of page being dirty is also 'P'. It is observed that the average access time is 3 time units. Then value of P is - A) 0.194, B) 0.233, C) 0.514, D) 0.981

$$\begin{aligned} PS &= (1-P)(100) + P(300) = 100 + 200P \\ &\quad \downarrow \quad \downarrow \\ &\quad \text{no fault} \quad \text{dirty} \\ \text{EMAT} &= m + (P)(PS) \\ \Rightarrow 3 &= 1 + P(100 + 200P) \\ \Rightarrow 3 &= 1 + 100P + 200P^2 \Rightarrow 200P^2 + 100P - 2 = 0 \end{aligned}$$

$$P = \frac{-100 \pm \sqrt{(100)^2 - 4(200)(-2)}}{2(200)} = 0.0194$$

53 - GATE 2003 Question on TLB and Paging

A processor uses 2-level paging  $VA = PA = 32$  bits - Byte addressable.

$\nabla A$

10	10	12
----	----	----


 PTE = 4 bytes. TLB has hit rate of 96%.

Cache has hit rate of 90%. Main memory access time is long, Cache access time is 1 ns and TLB access time is 1 ns.

- (a) Assuming no page faults, the average time taken to access a VA is approximately (to the nearest 0.5 ns)
- $\Rightarrow$  1.5 ns, b) 2 ns, c) 3 ns, d) 4 ns

[ TLB is also cache but TLB  $\rightarrow$  Page Table entries & cache  $\rightarrow$  data from the process.]

- i) Convert VA  $\rightarrow$  PA  
ii) Getting the word from MM using PA.



~~E<sub>MMAT</sub>~~ = Average time taken to access VA

$$= \left( t + \underbrace{(1-p_f)(k*m)}_{\substack{\downarrow \\ \text{TLB} \\ \text{hit}}} \right) + \left( c + \underbrace{(1-p_c)(m)}_{\substack{\downarrow \\ \text{Cache} \\ \text{hit}}} \right)$$

$$= (1m + 0.04 + 2 \times 10m) + (1m + 0.1 + 10m)$$

$$= 3 \cdot 8 \text{ m} \rightarrow 8 > 4 \text{ m}$$

CPU → Cache → MM → SM

If Page fault is there  $\rightarrow$   $t + (1-p_e)(k+m) + (c + (1-p_e))$

$$TLB \rightarrow PTR$$

Code → Data of Process

$$\Rightarrow (m + p_f(p_s)))$$

$\downarrow$   
 $\text{PF}$  ← Page fault rate  
 Services time

Suppose the process has only the following pages in VAS: service

Two contiguous code pages starting at virtual address 0x00000000,  
two contiguous data pages starting at VA 0x 00400000, and a  
stack page at VA 0x FFFF F000. The amount of memory  
required for storing page tables of this process?


- a) 8 k<sub>B</sub>, b) 12 k<sub>B</sub>, c) 16 k<sub>B</sub>, d) 20 k<sub>B</sub>

$$PS = 2^{12} - 4 \pi B$$

No of Pages  $\sim 2^{20}$  if PTS =  $2^{20} \times 40$   
 $\sim 2^{22} \times 4 \text{ MB}$

outermost pt = 2<sup>10</sup> cm in)

$$b_{\mu\nu} = 2^{\mu} \rho q_B + 2^{\nu} B - q \kappa B$$



#### 54 - GATE 2009 Question on TLB and Page Fault

Consider a system with a 2-level paging scheme in which a regular memory access takes 150 nsec and servicing a page fault takes 8 msec. An average instruction takes 100 nsec of CPU time and two memory accesses. The TLB hit rate is 90% and page fault rate is one in every 10,000 instructions. What is the effective average instruction execution time?

a) 645 nsec, b) 1050 nsec, c) 1215 nsec, d) 1230 nsec

$$EAIT = \text{CPU time} + 2 \times \text{BNAT}$$

$$= 100 + 2 \times \text{BNAT}$$

$$\text{BNAT} = (\text{VA} \rightarrow \text{PA}) + (\text{Access the byte from PA})$$

$$= (t + (1 - P_t)(2 + m)) + (m + (1 - P_f) \frac{(P_f \times P_S)}{10000} (P_f \times P_S))$$

$$= 0 + (0.1 \times 2 + 150) + (150 + \left(\frac{1}{10000}\right) \cdot (8 \times 10^3))$$

$$= 30 \text{ nsec} + 150 \text{ nsec} + \frac{1}{10000} \times 10^3 \times 8$$

$$= (30 + 150 + 800) \frac{\text{nsec}}{\text{to sec}} = 980 \text{ nsec}$$

$$EAIT = 100 + 2 \times 980$$

$$= 2060 \text{ nsec}$$

- If no two memory access -

$$= 100 + 980 = 1080 \text{ nsec} \rightarrow B = 1050 \text{ nsec}$$

### 55 - GATE 2014 Question on TLB

Consider a paging hardware with a TLB. Assume that the entire page table and all the pages are in the physical memory. It takes 10 nsec to search the TLB and 80 nsec to access the physical memory. If the TLB hit ratio is 0.6, the effective memory access time (in nsec) is \_\_\_\_\_.

$$\begin{aligned} EMAT &= t + (1-p_t) \cdot (m) + m + \cancel{(1-p_t)} + \cancel{(p_t \cdot PS)} \\ &= 10 \text{ nsec} + 0.4 \times 80 \text{ nsec} + 80 \text{ nsec} \\ &= 10 \text{ nsec} + 32 \text{ nsec} + 80 \text{ nsec} \\ &= 122 \text{ nsec.} \end{aligned}$$


$\cancel{(1-p_t)}$   $\cancel{(p_t \cdot PS)}$   $\hookrightarrow$  Do not consider

$$\begin{aligned} EMAT &= P_t (t + m) + (1-p_t)(t + m + m) \\ &= P_t t + P_t \cdot m + t + 2m - P_t t - 2P_t m \\ &= t + 2m + - P_t \cdot m = 122 \text{ nsec} \end{aligned}$$

### 56 - Inverted Page Table

P	PT of P <sub>1</sub>
0	X
1	f <sub>1</sub>
2	X
3	f <sub>2</sub>
4	X
5	f <sub>3</sub>
6	X

P	PT of P <sub>2</sub>
0	X
1	X
2	f <sub>4</sub>
3	f <sub>5</sub>
4	f <sub>6</sub>
5	X
6	X



• CPU  $\rightarrow$  LA  $\rightarrow$  PNO/P0

PNO & P0  $\rightarrow$  search all entries in (IPT)  $\uparrow$  taking lot of time

• Not widely popular (IPT)  $\rightarrow$  lot of time (Search)

PA = 32 bits, PS = 4 KB, I PTE = 4 B


Size of IPT (IPTS) = ?

2<sup>32</sup>  $\leftarrow$  It must be in MB  
It will be faster

20	1L
----	----

No of frames in MM  $\times$  PTE  
 $= 2^{32} \times 4B = 4MB$

## 57 - Importance of frame allocation and page replacement



## 58 - Page Replacement Algorithm

- \* Optimal : Replace the page which will not be referred for longest.  
(not practical)
- \* Least Recently Used (LRU) : Replace the page which is least recently used or has not been referred for a long time.
- \* FIFO : First one has to go out first from MM.

[Optimal is not practical & can't be implemented, but in theoretical aspect, when a new page replacement algorithm is proposed, then that is measured against optimal as optimal gives least no. of page faults.]

### 57 - Questions on Page Replacement algorithms / Ques,

Find the Page Faults;

14) 4, 7, 6, 1, 7, 4, 1, 2, 2, 2, F = 3

15) 0100, 0200, 0430, 0477, 0510  
- 0530, 05C0, 0120, 0220, 0240  
0260, 0320, 0370

100 records per page with 1 free main memory frame

09) 1, 2, 3, 2, 4, 1, 3, 2, 4, 1, F = 3

07) 1, 2, 1, 3, 7, 4, 5, 6, 3, 1, F = 3

14) 1, 2, 3, 7, 2, 1, 5, 3, 2, 7, 4, F = 3

### Q8 - ----- algorithm 2

Decimal

0100 + 01 → Page No.

01, 02, 04, 04, 05, 05, 05, 01, 02, 02,  
02, 03, 03

F = 1 → optimal = LRU = FIFO

∴ PF = ~~7~~ for all PR algorithms


min rate / pp rate =  $\frac{7}{13}$ , hit rate =  $\frac{6}{13}$

### Q1 - ----- algorithm 3


optimal  
1 2 3 4 1 3 2 4 1  
↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑  
F = 3

LRU  
1 2 3 → 1 4 → 1 4  
PF = 3 PF = 4 PF = 5  
PFR =  $\frac{5}{10}$ , HR =  $\frac{5}{10}$ .


optimal



LRU



FIFO




∴ Optimal = 5


LRU = 6

FIFO = 6

PFR X X Y 1 2



LRU



62-


## algorithms 4

⑦

 $\begin{matrix} 1, 2, 1, 3, 7, 4, 5, 6, 3, 1 \\ \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \end{matrix}$ 
 $R = 3$ 
Optimal


$PF = 7$

$PFR = \frac{7}{10}$

LRU

$PF = 9$

$PFR = \frac{9}{10}$

FIFO

$PF = 7$

$PFR = \frac{7}{10}$

~~X Y Z X Y Z X Y Z~~


63-

## algorithms 5


⑧

 $\begin{matrix} 1, 2, 3, 4, 2, 1, 5, 3, 2, 4, 5 \\ \uparrow \end{math>$ 


$R = 3$

Optimal

$PF = 7$

LRU

$PF = 10$

FIFO

$PF = 10$


~~X Y Z X Y Z X Y Z~~

( $PF \rightarrow \min$   $\rightarrow$  No. of different pages)

## 54 - Belady's Anomaly


 $\begin{matrix} 0 & 1 & 2 & 3 & 0 & 1 & 4 & 0 & 1 & 2 & 3 & 4 \\ \uparrow & \uparrow \end{matrix}$ 
Optimal

$F = 3$



$PF = 7$


$F = 4$



$PF = 6$


$$\left[ \begin{array}{c} F = 3 \\ PF \uparrow \\ \hline F = 4 \\ PF \downarrow \end{array} \right]$$

$\uparrow F \uparrow \quad PF \downarrow$

LRU $F = 3$ 

$PF = 10$

$F = 4$



$PF = 8$

FIFO

$PF = 9$

$PF = 7$



$$\left[ \begin{array}{c} F = 2 \\ PF \uparrow \\ \hline F = 4 \\ PF \downarrow \end{array} \right]$$

## 65 - Stack Algorithms

0 1 2 3 0 1 4 0 1 2 3 4

Optimal  $F=3$

0	0	0	0	0	0	0	0	2	3	3
1	1	1	1	1	1	1	1	1	1	1
2	3	3	3	4	4	4	4	4	4	4
3										
4										

$\therefore \text{Pages}(3) \subseteq \text{Pages}(4)$


$F=4$

0	0	0	0	0	0	0	0	0	3	3
1	1	1	1	1	1	1	1	1	1	1
2	2	2	2	2	2	2	2	2	2	2
3	3	3	3	4	4	4	4	4	4	4
4										

Stack Property  $\Rightarrow$  If there are some no. of pages in main memory with  $m$  frames & then if increased the ~~frames~~ no. of frames by 1 then the same pages that were present for  $m$  frames, must have present for  $(m+1)$  frames.

$\text{Pages}(m) \subseteq \text{Pages}(m+1)$

$\rightarrow$  Optimal PR is a stack algorithm so doesn't fall into Belady's anomaly.



0	1	2	3	0	1	4	0	1	2	3	4
0 0	0 0	0 0	3 0	3 0	3 0	4 4	4 4	4 4	4 4	4 3	4 3
1 1	1 1	2 2	1 1	0 1	0 1	1 2	1 2	1 2	1 2	2 0	2 0
2 2			2 2	2 2	3	3	3	3	3	3 1	3 1
			3			3				2	2

LRU

Not following stack property

Do it yourself  $\rightarrow$  follows stack property

Q6 - 94 Question on LRU LFU and FIFO (frequently)

A memory page containing a heavily used variable that was initialized very early and is in ~~constant~~ constant use is removed when \_\_\_\_\_ is used.

- a) LRU
- b) FIFO
- c) LFU
- d) None

Ans  $\rightarrow$  B

(\* LRU & its variations are widely used in most OS.)

(7) - GATE 2003 Question on FIFO

Consider the following statements;

- P: Increasing the number of page frames sometimes increases page faults in FIFO.
- Q: Some programs do not exhibit the locality of reference.
- P + Q are true, but Q is not valid reason for P.

(8) - GATE 2010 question on FEPQ

A system uses FIFO policy for page replacement. It has 4 page frames with no pages loaded to begin with. The system first accesses 100 distinct pages in some order and then accesses the same 100 pages but now in the reverse order. How many page faults will occur?

- a) 196, b) 192, c) 197, d) 195

$$\begin{aligned} F = 4 &\rightarrow 100 \text{ distinct} \rightarrow PF = 100 \\ &\hookrightarrow \text{Some 96 in reverse order} \Rightarrow 100 - 4 = 96 \\ &\quad \Rightarrow 100 + 96 = 196 \rightarrow \text{Ans} \Rightarrow A \end{aligned}$$

69 - Some interesting behaviours of optimal page replacement algorithm

1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6

F=4

X	X 3
X	X 4
Z	X 5
X	X 6

PF = 12

→ When a loop is present in the code, it is beneficial when optimal PRT is used & it is achieved by replacing most recently used pages in a clockwise manner (MRU).

MRU →

X	X 3
Z	X 4
Y	X 5
Y	X 6

PF = 12

LRU (Worst Case)

X	X X X X 3
Z	X X X X 4
Z	X X X X 5
Y	X X X X 6

↙ LRU = RRRO

PF = 27

1 2 3 4 5 6 7 8 9 9 8 7 6 5 4 3 2 1

Optimal

X	X X X X X 1
Z	X X X X X 2
Z	X X X X X 3
Y	X X X X X 4

Optimal = LRU = RRRO


MRU → Worst case → only 1 hit

Repetition = Worst for LRU

## 70 - GATE 2014 Question on LRU, MRU, LFIFO, FIFO and Optimal

A computer has 20 physical page frames which contain pages numbered 101 through 120. Now a program accesses the pages numbered 1, 2, ..., 100 in that order and repeats the access sequence thrice. Which one of the following page replacement policies experience the same number of page faults as optimal page replacement policy for this program.

- a) Least Recently Used, b) First in First out, c) Last in First out, d) most recently used



~~Answer~~

$$\text{Total PF} = 100 + 81 + 81 = 262$$

$$\text{Total Page Hit} = 19 + 79 = 98$$

Y Answer  $\rightarrow$  initially all frames empty  $\rightarrow$  Demand paging is used

$$\checkmark \text{ LRU} = \text{MRU} = \text{Best Case} \rightarrow \text{PF} = 262$$

$$\checkmark \text{ HIT} = 98$$

## 71 - Working Set Algorithm

1 2 3 1 2 4 1 4 2 1 5 1 2 4 2 1

Working Set Algorithm  $\Rightarrow$  The nearest future is the close approximation of the recent past.

Window size  $\Rightarrow A = 4$

$$\text{Working set} \rightarrow w_1 = \{1\}, w_2 = \{1, 2\}, w_3 = \{1, 2, 3\}, w_4 = \{1, 2, 3\} \quad w_5 = \{2, 3, 4\}, w_6 = \{1, 2, 3, 4\}$$

$$w_7 = \{1, 2, 3\}, w_8 = \{1, 2, 3\}, w_9 = \{1, 2, 3\}, w_{10} = \{1, 2, 3\}, w_{11} = \{1, 2, 3, 4\}$$

$$w_{12} = \{1, 2, 3, 5\}, w_{13} = \{1, 2, 3\}, w_{14} = \{1, 2, 3, 4, 5\}, w_{15} = \{1, 2, 3\}, w_{16} = \{1, 2, 3\}$$

- Whenever there is a PF, or a process is blocked & next time when it is going to be loaded, then we will not use demand paging. We will load the program ~~from~~ with the working set, so that PF will be less.

$$\text{Prog frame requirement} = \frac{\text{sum of all frame size}}{\text{page no}}$$

- This algorithm is used for dynamic allocation & deallocation.

- Another variation is PF decreasing/limiting algorithm.

22  
Ans

Victim  $\rightarrow$  Lruing frames  
Miner  $\rightarrow$  Adding frames

$w_2 \{a, b, c\}$	$w_2 \{a, b, c\}$
$A = 4$	$w_2 \{a, b, c\}, w_1 \{a, b, c\}$
$\downarrow$ Avg Fr req	$w_2 \{b, c, d\}, w_1 \{d, e, f\}$
$2(4) + 3 + 3 + 2$ $4 + 3 + 2 + 3 + 4$ $\hline 18$	$w_2 \{b, c, d\}, w_1 \{b, e, f\}$
	$w_2 \{c, e\}, w_1 \{a, c, e\}, w_0 \{a, c, d, e\}$

### 7.2 - Page Replacement Algorithms Implementation 1


- Optimal  $\Rightarrow$  It cannot be implemented practically.

- Not Recently Used  $\Rightarrow$  Find page which is not recently used to replace it.

Referred bit is used along with clock cycle to know which page ~~is ref~~ is not referred or not.  
 {  
 0 0  $\rightarrow$  not ref no mod  
 0 1  $\rightarrow$  not ref, but modified replaced. Modified bit can also be used to  
 1 0  $\rightarrow$  refmod  
 1 1  $\rightarrow$  refmod & modified  
 }  
 ref in last clock cycles, ref in previous clock cycles  
 priority ordering of replacement

### 7.3 - Page Replacement Algorithms Implementation 2

- FIFO  $\Rightarrow$  It is implemented as Queue using Linked List.



- Second Chance  $\Rightarrow$  Almost FIFO but R-bit (Referbit) is used whenever there is a need of replacement. It is better than FIFO.  
 Whenever a page is known for no replacement, it brings the page to the end of the LRU list. This is unnecessary & min disadvantage.

- Clock Page Replacement:- Variation of ~~update~~ modification of second chance.  
 It is maintained as a circular singly linked list. Only pointer movement is enough of R-1 (bit). It runs in a clockwise ~~loop~~ manner.

### 7.4 - Page Replacement Algorithms Implementation 3


- LRU  $\Rightarrow$  Instead of one bit, multiple bits are used. Initially all bits are zero for all pages. Whenever a page has been referred in one clock then the MSB bit is set to 1 & after every one clock these bits are shifted to right by one. These bits specify the reference bits for that no. of clock cycles. So if all one's then the page is referred mostly in last few clock ~~cycles~~ cycles.  
 [Most implementation use 64 bits to represent these]  
 The more no. of bits  $\rightarrow$  the more information can be stored. Less no. of 1's  $\rightarrow$  Least recently used page.
- Diffr. b/w LRU & Not Recently Used is no. of bits.

- LFU :- With every page a counter is associated & whenever a page is referred then its counter is incremented.

Higher Value  $\rightarrow$  MFU  
Lower Value  $\rightarrow$  LFU

### 7.5 - Segmentation

- Dividing the program or process into pages might sometime lead to division which might not be meaningful. The paging boundary might ~~try to~~ try to divide the process in such a way that some useful information might fall in different places, which are supposed to be together.
- To be meaningful for the user, process is divided into segments. Each segment might hold a function or data or stack part. These segments are loaded into main memory as a whole. Segments are not further divided into many parts. Like Page Table there exists ~~eg~~ Segment Table.




[In some OS, Segmentation is combined with paging]


Segmentation  $\rightarrow$  User View

Paging  $\rightarrow$  Implementation point of view

### 7.6 - Segmented Paging



- To maintain the list of all the frame numbers in which the page tables are loaded, one more table is used i.e. called Segment table. For entire process there is only one segment table or ST.
- ST contain pointers to the page tables.  
(Frame No.)
- ST [Frame No] → PT → PT [Frame No] → Page




## 77 - GATE 79 Question on Segmented Paging

- PAS = LAS =  $2^{16}$  B      Byte addressable

VAS is divided into 8 non-overlapping equal sized segments.

The MMU has a segment table, each entry of which contains PA of the PT for the segment. PT are stored in the MMU and consist of 2 byte PTEs.

- Q) What is the minimum page size in bytes so that the page table for a segment requires at most one page to store it. Assume that page size is a power of '2'.



$$n + y = 13$$

$$\Rightarrow y + 1 + y = 13 \Rightarrow 2y = 12 \Rightarrow y = 6 \Rightarrow n = 7$$

$$\text{Page size} = 2^n = 2^7 = 128 \text{ B}$$