

EXPERIMENT No :- 1

AIM :- Familiarization of AND, OR, NOT, XOR, XNOR, NAND, NOR gates and verification of using truth table.

REQUIREMENT :- Circuit Maker 2000 Software needs to be installed in the Computer.

Theory :-

■ Logic gates :- logic gates are the fundamental building blocks of digital System. The name logic gates is derived from the ability of such a device to make decisions, in the sense that it produces one output level when some combination of input levels are present.

Logic gates are electronic circuit because they are made up of a number of electronic devices and components. They are constructed in a wide variety of forms. They are usually embedded in large Scale Integrated Circuit (LSI) and very large Scale Integrated Circuit (VLSI) along with a larger number of other device and are not easily accessible or identifiable.

Inputs and outputs of logic gates can assume only in two levels. These two levels are terms HIGH and LOW or TRUE and FALSE or ON and OFF or simply 1 and 0.

A table which lists all the possible combination of input variable and the corresponding outputs is called truth-table.

Level logic may be positive logic OR negative logic. A positive logic system is the one in which the higher of the two voltage levels represents the logic '1' and the lower of the two voltage levels represent the logic '0'.

A negative logic system is one in which the lower of the two voltage levels represent the logic '1' and the higher of two voltage levels represents the logic '0'.

In transistor-transistor logic the voltage level are +5V and 0V.

There are three basic types of gates as AND OR and NOT. and there are two universal gates NAND and NOR.

Application of Gates :-

- Application of OR gates :- whenever the occurrence of any one or more than one event is needed to be detected or some actions are to be taken after their occurrence in all those cases OR gate can be used.
- Application of AND gates :- Automatic Jam Control System is the one of the application of AND gates. another application of AND gate is fire alarm security system.
- Application of NOT gates :- NOT gates are also known as inverter because they invert the output given to them and show the reverse result. Now the CMOS inverter are commonly used to build square wave oscillators which are used for generating clock signal.
- Application of X-OR and X-NOR gates :- This type of logic gates are used in generations of parity generation and checking units.
- Applications of NAND gates :- The applications of NAND gates are -
 - 1) Burglar Alarm
 - 2) Freezer warning buzzer

● Application of NOR Gates :- Logic NOR gates can be used to construct EX-OR gates and some other real-time application. One of its real-time application is 'Mixer tank'.


□ Classification of logic GATES :-

- 1) AND Gates
- 2) OR Gates
- 3) NOT Gates
- 4) NAND Gates
- 5) NOR Gates
- 6) X-OR Gates
- 7) X-NOR Gates.

□ Verification of logic gates using truth table :-

● AND Gates :-

Symbol :-




Truth table :-

input		output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

OR GATES :-

Symbol :-



Truth-table :-

Input	Output	
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

NOT Gates :-

Symbol :-




Truth-table :-

Input	Output
A	Y
0	1
1	0

NAND Gates :-

Symbol :-




Truth-table :-

Inputs	Output	
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

● NOR Gates :-

Symbol :-




Truth table :-

Input		Output
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

● X-OR Gates :-

Symbol :-




Truth table :-

Input		Output
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

● X-NOR Gates :-

Symbol



Truth table :-

Inputs		Outputs
A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

● Procedure :-

STEP 1 :- open the Circuit Maker 2000 Software

STEP 2 :- Select the require logic gates under digital
Basics > gates

STEP 3 :- Select the logic display under Display > digital >
logic display.

STEP 4 :- Select the logic Switch under Switches > digital
> logic Switch.

STEP 5 :- use the wire tool (t) to Connect the various
devices with each other as required.

STEP 6 :- From menu bar . Select Digital Mode
under Simulation menu.

STEP 7 :- Press F10 Key to run the test

STEP 8 :- check the outputs of the Test in
according with the truth table of
the devices

STEP 9 :- Save the project under the file > Save .

● Conclusion :-

From the above experiment it is Conclude
that using Circuit make 2000 Software we can carry
out any operation of any type of logic gates . each logic
gates has a unique truth table as their output differ.


In Some gates Can't use three input with are X-OR and
X-NOR for that's X-XOR gates are used to take 3 inputs
In X-OR gates , 2XOR and a inverter is use to take 3input X-NORGates

Experiment 2 :-

- AIM :- Familiarization of AND, NOT, OR, X-OR, X-NOR using universal gates NAND and NOR.
- REQUIREMENT :- Circuit maker 2000 Software needs to be installed in the Computer.
- THEORY :-
 - Basic logic gates :- There are three types of basic logic gates — AND, OR and NOT.


A AND gates :-

An AND gate has two or more input but only one output. The output assumes the logic 1 state only when each one of its inputs is at logic 1 State. The output assume the logic 0 state even if one of its input at logic 0 state. The AND gates may, therefore be defined as a device whose output is 1 if and only if all its inputs are 1. Hence the AND Gate is also called all or nothing gates.




▲ OR Gates :-

In OR gates may have two or more input but only one output. The output assume the logic 1 state even if one of its inputs is in the logic 0 state. Its outputs assume the logic 0 state only when each one of its inputs is in logic 0 state. An OR gate may therefore be define as a device whose output is 1 even if one of its inputs is 1. Hence an OR gate is also called an "any or All gates".



▲ NOT Gates :- A NOT GATE also called an inverter, has only one inputs and of course only one output. It is a device whose output is always the complement of its input. That is the output of a NOT gate assume the logic 1 state when its input is in logic '0' state, and assume the output in the logic '0' state, when its input is in logic '1' state.



● Universal Logic gates :-


There are two universal logic gates -

- 1) NAND gate.
- 2) NOR gate.

▲ NAND Gates :-

NAND means NOT AND i.e. the AND output is NOTed.


so a NAND gate is a combination of an AND gate and a NOT gate. The output is logic 0 level, only when each of the inputs is logic '0' level. For any other combination of inputs the output is a logic 1 level.



▲ NOR Gates :-

NOR means not OR ie the OR output is NOTed. a

NOR Gate is Combination of OR gates and a NOT gates . The output is logic 1 level, only when each one of its inputs assume a logic 0 level. for any other combination of inputs , the output is a logic '0' levels.




● why Called universal Gate :-

NAND and NOR Gate Call universal gate because all the other gates like AND, OR, NOT, XOR, XNOR can be derived from it.

● The Exclusive-OR Gate \oplus -1

An X-OR gate is a two input, one output logic circuit whose output assume a logic 1 state when one and only one of its two inputs assume a logic 1 state. Under the condition when both the inputs assume the logic 0 state or when both the inputs assume the logic 1 state the output assume the logic '0' state.


Since an X-OR gate produces an output 1 only when the inputs are not equal. It is called an "anti-coincidence gate" or "inequality detector".



● The Exclusive-NOR Gate $\oplus\bar{1}$

An X-NOR gate is a combination of an X-OR gate and a NOT gate. The X-NOR gate is two input and produce only one output whose output assumes a 1 state only both the inputs assume a '0' state or when both the inputs assume a 1 state. The output assume a '0' state when one of its inputs assume a 0 state and other a 1 state. It is also called "Coincidence gate" because its output a 1 only when the inputs coincide. It can be used as an "equity" gate.

detector because it output a 1 only when its inputs are equal.




Procedure :-


- Step 1 :- Open the Circuit maker 2000 software.
- Step 2 :- Select the required logic gate (NAND and NOR) under Digital Basic > Gates.
- Step 3 :- Select the logic display under Display > digital > logic display.
- Step 4 :- Select the logic Switch under Switches > Digital > Logic Switch.
- Step 5 :- use the wire tool (+) to connect the various device with each other as required
- Step 6 :- From menu bar Select digital mode under Simulation menu.
- Step 7 :- Press F10 key to run the test.
- Step 8 :- Check the output of the test in accordance with the truth table of the device
- Step 9 :- Save the project under File > Save.

Implementation :-


1) AND using NAND :-




2) OR using NAND :-




3) NOT using NAND :-




4) X-OR using NAND :-




5) X-NOR using NAND gate :-



6) AND using NOR :-




7) OR using NOR :-




8) NOT using NOR :-



Q) X-OR using NOR :-



B) X-NOR using NOR :-



Conclusion :- From the above experiment it is concluded that using Circuit maker 2006 Software we can carry out any operation of any type of logic gates. In this Software by using the universal gates - NAND and NOR we can make any logic gates like AND-OR-NOT-XOR and X-NOR. So it is called universal gates.

Experiment NO 3 ↴

AIM :- Realisation and Conversion of the logical expression $x\bar{y}z + \bar{x}y\bar{z} + \bar{x}\bar{y}z$ from AOI logic to its equivalent NAND and NOR logic.

Requirement :- Circuit maker 2000 Software needs to be downloaded.

Theory :- The Complement of a function is to be implemented. So, the designed Circuit can be implemented using AND and OR gates only called AOI logic. or using AND/OR/NOT gates is called AOI Logic.

- Rules for Converting AOI logic to NAND logic :-
 - 1) Draw the circuit in AOI logic
 - 2) NAND hardware is chosen. Add a circle at the output of each AND gate and at the inputs to all the OR gates.
 - 3) add or subtract an Inverter on each line that received a circle so that the polarity of signals on those lines remain unchanged from that of the original diagram.

4) Replace bubbled OR by NAND.

5) Eliminate double Inversions.

● Rules for Converting AOI logic to NOR logic :-

1) Draw the Circuit in AOI logic.

2) NOR Hardware is chosen. add a circle at the output of each OR gates and at the inputs to all the AND gates.

3) Add or Subtract an Inverter on each line that received a Circle So that the polarity of Signals on those line remains unchanged from that of the original diagram.


4) Replace bubbled AND by NOR.

5) Eliminate double Inversion.


Implementation :-

$$\text{Logical expression} = x\bar{y}z + \bar{x}yz + \bar{x}\bar{y}\bar{z}$$


1) using AOI logic \Rightarrow



Using NAND Logic :-



Using NOR logic :-



Truth table :-

X	Y	Z	$O_1 = X \bar{Y} \bar{Z}$	$O_2 = \bar{X} Y \bar{Z}$	$O_3 = \bar{X} \bar{Y} Z$	$O = O_1 + O_2 + O_3$
0	0	0	0	0	1	1
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	1
1	0	0	0	0	0	0
1	0	1	1	0	0	1
1	1	0	0	0	0	0
1	1	1	0	0	0	0

Procedure :-

- Step 1 : Open the Circuit maker 2000 software.
- Step 2 : Select eight AND, OR, NOR, NAND or NOR under digital Basic > Gates.
- Step 3 : Select the logical display under display > digital > logic Display.
- Step 4 : Select the logic Switch under Switches > Digital > logic Switch.
- Step 5 : Use the wire tools (A) to connect the various devices with each other as per required.
- Step 6 : From menubar, select digital mode under Simulation menu.
- Step 7 : Press F10 key to run the test.
- Step 8 : Check the output (O) of the test in accordance with the truth table of the device.
- Step 9 : Save the project under File > Save.

Conclusion :-

From the above experiment it is concluded that using Circuit Maker 2000 Software we can carry out any operation of any types of logic gates. In this Software by using AND logic, NAND and NOR logic we can make any diagram.

Experiment NO 4 :-

AIM :- Design and verification of De-morgan's theorem.

Requirement :- Circuit maker 9000 Software needs to be installed in the Computer.

Theory :-

[1] De Morgan's Theorem :-

De Morgan's Theorem represents two of the most powerful law in Boolean algebra.

Law :- $\overline{A+B} = \overline{A} \cdot \overline{B}$


This law state that the Complement of a Sum of variables is equal to the product of their individual Complement. what it means is that the Complement of two or more variables ORed together is the same as the AND of the Complements of each of the individual variables. This law can be extended to any number of variables or combination of variables.

$$\text{Law 2 : } \overline{AB} = \overline{A} + \overline{B}$$

This law state that the Complement of the product of variables is equal to the Sum of their individual Complements. That is, the Complement of two or more variables ANDed together, is equal to the Sum of the Complements of each of the individual variable. This law can be extended to any number of variables or combination of circuit.

Implementation :-

$$\text{Law 1 : } \overline{A+B} = \overline{A} \cdot \overline{B}$$



Truth-table :-

LHS:


A	B	$A+B$	$\overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

RHS:


A	B	\overline{A}	\overline{B}	$\overline{A} \cdot \overline{B}$
0	0	1	1	1
0	1	1	0	0
1	0	0	1	0
1	1	0	0	0

Law 2 : $\overline{AB} = \overline{A} + \overline{B}$

LHS :



RHS :



Truth Table :

A	B	AB	\overline{AB}		A	B	\overline{A}	\overline{B}	$\overline{A} + \overline{B}$
0	0	0	1		0	0	1	1	1
0	1	0	1		0	1	1	0	1
1	0	0	1		1	0	0	1	1
1	1	1	0		1	1	0	0	0

Procedure :-

Step 1 : open the Circuit maker 2000 Software

Step 2 : Select the required logic gates under digital basic > gates

Step 3 : Select the logic display under Display > digital > logic display

Step 4 : Select the logic Switch under Switches > digital > logic Switch

Step 5 : use the wire tools to Connect the various devices with each other as per requirement

Step 6 : From menu bar Select digital mode under Simulation menu

DATE
EXPT. NO.

Step 7 : Press F10 key to run the test.

Step 8 : check the output of the test in accordance with the truth table of the device.

Step 9 : Save the project under File) Save .

Conclusion : From the above experiment . It is Concluded that using Circuit Maker 2000 Software , we can carry out the De-Morgan's theorem . In this Software by using A02 logic the De - Morgan's theorem is satisfied .


Experiment NO 5 :-

AIM :- Design and implement of Half adder, full adder and Half Subtractor, full subtractor.

Requirement :- Circuit maker 2000 Software needs to be installed in the computer.

Theory :-

About Combination logic circuit :-



- Combinational Logic Circuit are memoryless digital logic circuit whose output at any instant in time depends only on the combination of its input.

- The output of the Combinational logic circuit are only determined by the logical function of their current input state logic "0" or logic

Logic '1' at any given instant in time.

- Combinational logic Circuit, the output is dependant at all times on the combination of its inputs. Thus a Combination Circuit is memory-less.
- Combinational logic circuit are made up from basic logic NAND, NOR or NOT gates that are "combined" or connected together to produce more complicated switching circuit.
- The three main ways of specifying the function of Combinational logic circuit are:-
 1. Boolean Algebra.
 2. Truth table.
 3. Logic Diagram.
- As Combinational logic circuit are made up from individual logic gates only, they can also be considered as "decision making circuit"
- Common Combinational circuits made up from individual logic gates that carry out a desired application include, Mux, DMux, Encoder, Decoder, full and Half adder etc.

■ Arithmetic Logic Circuit :-

An Arithmetic Logic circuit is a Combinational digital electronic circuit that performs arithmetic and bitwise operations on binary numbers.

The types of Arithmetic Circuit are -

- 1) Half adder
- 2) full Adder
- 3) Half Substractor
- 4) full Substractor.

■ Half adder :-

A half-adder arithmetic circuit adds two binary digit given a sum bit and a carry bit.


The sum (S) bit and carry (C) bit accordings

to rules of binary addition, are given by

■ Truth table :-

input		output	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

■ logic Symbol :-




The sum (S) is the X-OR of A and B therefore,

$$S = A\bar{B} + \bar{A}B = A \oplus B.$$

The carry(C) is the AND of A and B therefore,

$$C = AB$$

■ Logic diagram of Half adder :-



■ NAND logic :-

$$S = \overline{AB} + \overline{A}\overline{B}$$


$$C = AB = \overline{\overline{AB}}$$

$$= \overline{AB} + A\overline{A} + \overline{A}\overline{B} + B\overline{B}$$

$$= A(\overline{A} + \overline{B}) + B(\overline{A} + \overline{B})$$

$$= A \cdot \overline{AB} + B \cdot \overline{AB}$$

$$= \overline{A \cdot \overline{AB}} \cdot \overline{B \cdot \overline{AB}}$$



■ NOR logic :-


$$S = A\overline{B} + \overline{A}B$$

$$C = AB = \overline{\overline{AB}} = \overline{A + B}$$

$$= \overline{AB} + A\overline{A} + \overline{A}\overline{B} + B\overline{B}$$

$$= A(\overline{A} + \overline{B}) + B(\overline{A} + \overline{B})$$

$$= (\overline{A} + \overline{B})(\overline{A} + \overline{B}) = \overline{\overline{A} + \overline{B}} + \overline{\overline{A} + \overline{B}}$$




■ The full adder \Rightarrow

A full adder is an arithmetic circuit that adds two bits and a carry and outputs a sum bit and a carry bits when we want to add two binary numbers, each having two or more bits. The LBS can be added by using a half-adder. The carry resulted from the addition of the LBS is carried over to the next significant column and added to the two bits in that column.

The full-adder adds the bits A and B and the carry from the previous column called the Carry-in Cin and outputs the sum bit S and the carry bit called the Carry-out Cout.

logic symbol :- or Block diagram :-



Truth table :-

Input			Sum	Carry
A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \overline{A} \overline{B} \text{Cin} + \overline{A} B \overline{\text{Cin}} + A \overline{B} \overline{\text{Cin}} + A B \text{Cin}$$


$$= A \oplus B \oplus C$$

$$\text{Cout} = \overline{A} B \text{Cin} + A \overline{B} \text{Cin} + A B \overline{\text{Cin}} + A B \text{Cin}$$


$$= AB + (A \oplus B) \text{Cin} = AB + ACin + BCin$$

Logic diagram of full adder using two half adder.


Block diagram :-



Logic diagram :-



Sum and carry bits of a full adder using AOI logic.




NAND logic :-

$$A \oplus B = \overline{A \cdot \overline{AB} \cdot B \cdot \overline{AB}} = x \text{ then}$$

$$b = A \oplus B \oplus C_{im} = \overline{x \cdot x_{C_{im}}} \cdot \overline{C_{im} \cdot x_{C_{im}}} = x \oplus C_{im}$$

$$e_{\text{out}} = e_{\text{im}}(A \oplus B) + AB = \overline{e_{\text{im}}(A \oplus B)} \cdot \overline{AB}$$




NOR - LOGIC :-

$$A \oplus B = X = \overline{(A+B)} + \overline{A+B}$$

$$5 = A \oplus B \oplus C_{im} = x \oplus C_{im} = \overline{x + C_{im}} + \overline{x + C_{im}}$$

$$C_{out} = AB + C \oplus (A \oplus B) = \overline{A + B} + \overline{C \oplus A \oplus B}$$




Half - SUBTRACTOR :-

A half subtractor is an arithmetic circuit that subtracts one bits from the other. It is used to subtract the LSB of the subtrahend from the LSB of the minuend when one binary number is subtracted from the other.

Truth table :-


Block diagram :-

Input		Output	
A	B	d	b
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0




$$d = A\bar{B} + B\bar{A} = A \oplus B \text{ and } b = \bar{A}B$$

using X-OR gate with one NOT gate and AND Gate.




Using AOT logic :-



NAND logic :-

$$d = A \oplus B = \overline{A \cdot \overline{AB}} \cdot \overline{B \cdot \overline{AB}}$$


$$b = \overline{AB} = B(\overline{A} + \overline{B}) = B(\overline{AB}) - \overline{B \cdot \overline{AB}}$$



NOR logic :-

$$\begin{aligned}
 d &= A \oplus B = \overline{AB} + \overline{AB} = A\bar{B} + B\bar{A} + \overline{AB} + \overline{AB} \\
 &= \overline{B(A+B)} + \overline{\overline{A}(A+B)} \\
 &= \overline{B+A+B} + \overline{A+A+B}
 \end{aligned}$$


$$\begin{aligned}
 b &= \overline{AB} \\
 &= \overline{A(A+B)} = \overline{\overline{A}(A+B)} = \overline{A} + \overline{A+B}
 \end{aligned}$$




■ FULL SUBTRACTOR :-

The half-subtractor can be used only for 1'st subtraction if there is a borrow during the Subtraction of the 1'st column. It affects the subtraction in the next higher column. In the next higher column, the subtrahend bit is subtracted from the minuend bit. Considering the borrow from that column used from the subtraction in the preceding column such a subtraction is performed by full-subtractor.

■ Block diagram :-



Block diagram :- Using two half subtractor :-




Truth table :-

	input			output	
	A	B	Bin	difference	borrow out
	0	0	0	0	0
	0	0	1	1	1
	0	1	0	1	1
	0	1	1	0	1
	1	0	0	1	0
	1	0	1	0	0
	1	1	0	0	0
	1	1	1	1	1


$$\begin{aligned}
 d &= \overline{A}\overline{B} \text{bin} + \overline{A}B\overline{\text{bin}} + A\overline{B}\text{bin} + AB\text{bin} \\
 &= \text{bin}(\overline{A}\overline{B} + A\overline{B}) + \overline{\text{bin}}(A\overline{B} + \overline{A}B) \\
 &= \text{bin}(\overline{A} \oplus B) + \overline{\text{bin}}(A \oplus B) \\
 &= A \oplus B \oplus \text{bin}
 \end{aligned}$$

$$\begin{aligned}
 b &= \overline{A} \overline{B} \text{ bin} + \overline{A} B \overline{B} \text{ bin} + \overline{A} B \overline{B} \text{ bin} + A B \overline{B} \text{ bin} \\
 &= \overline{A} B + (\overline{A} \oplus B) \text{ bin.} = \overline{A} B + \overline{A} B \text{ bin} + B \text{ bin.}
 \end{aligned}$$

■ block diagram using XOR NOT and AND OR gate :-



■ block diagram using AOI logic :-




NAND LOGIC :-

$$d = A \oplus B \oplus \text{bin} = \overline{(A \oplus B)} \cdot \overline{\text{bin}} + \overline{(A \oplus B)} \cdot \text{bin}$$

$$b = AB + \text{bin}(\overline{A} \oplus \overline{B}) = \overline{AB} + \text{bin}(A \oplus B) = \overline{AB} \cdot \text{bin}(A \oplus B)$$

$$= \overline{B(A+B)} \cdot \text{bin}[\text{bin} + (A \oplus B)]$$

$$= \overline{B} \cdot \overline{A} \overline{B} \cdot \text{bin}[\text{bin} \cdot (A \oplus B)]$$



NOR LOGIC :-

$$d = A \oplus B \oplus \text{bin} = (A \oplus B) \text{bin} + (\overline{A} \oplus \overline{B}) \overline{\text{bin}}$$


$$= [(A \oplus B) + (\overline{A} \oplus \overline{B}) \text{bin}] [\text{bin} + (A \oplus B) \text{bin}]$$

$$= A \oplus B + (\overline{A} \oplus \overline{B}) + \text{bin} + \text{bin} + (A \oplus B) + \text{bin}$$

$$= (A \oplus B) + (\overline{A} \oplus \overline{B}) + \text{bin} + \overline{\text{bin}} + (\overline{A} \oplus \overline{B}) + \text{bin}$$

$$b = \overline{AB} + \text{bin}(\overline{A} \oplus \overline{B}) = \overline{A}(A+B) + (\overline{A} \oplus \overline{B})[(A \oplus B) + \text{bin}]$$

$$= \overline{A} + (\overline{A} + B) + (\overline{A} \oplus \overline{B}) + (\overline{A} \oplus \overline{B}) + \text{bin}$$



PROCEDURE :-

Step 1 :- Open the Circuit Maker 2000 Software.

Step 2 :- Select  The required logic gates under digital Basic > Gates

Step 3 :- Select logic display under Display > Digital > logic display.

Step 4 :- Select Inverter

Step 5 :- Select the logic Switch under Switch > digital > logic Switch.

Step 6 :- use the wire (W) tools to Connect the various devices with each other as required

Step 7 :- From menu bar Select digital mode under Simulation menu

Step 8 :- Press F10 key to run the test.

Step 9 :- Check the output of the test in accordance with the truth table

Step 10 :- Save the project under the file check.

Conclusion :- From the above experiment it is concluded that using Circuit maker 2000 Software we can carry out any operation using any types of logic gates. We can perform one and two bit addition and Subtraction by adder and Subtractor. and the circuit also implemented AOI logic and NAND and NOR logic

Experiment No 6 :-

■ Aim :- Design and implementation of a 4-bit adder/Subtractor Circuit using a 4-bit binary adder (using IC 74LS83)

■ Requirement :- Circuit maker 2000 Software needs to be installed in the Computer.

Theory :-

▼ n-bits binary adder :- The single bit binary adders can be constructed from basic logic gates. But what if we wanted to add together two n-bits number then n-number of 1-bit full adder need to be connected or 'cascade' together to produce what is known as n-bit binary adder. It is also known as Ripple Carry adder.

• Example :- 4-bit binary adder.

Binary addition process using n-bit binary Adder :-


Process :-

Step 1 : firstly the full adder FA₁ adds A₁ and

along with the carry C_1 to generate the sum S_1 (the first bit of output sum) and the carry C_2 which is connected to the next adder in the chain.

Step 2 :- Next the full adder FA₂ uses this carry bit C_2 to add with its input bits A₂ and B₂ to generate the sum S_2 (The second bit of the output sum) and the carry C_3 which is again further connected to the next adder in the chain and so on.

Step-3 :- The process continues till the last full adder (FA₁) use the carry bit C_4 to add with its input A₁ and B₁ to generate the last bit (S_1) of the output along with the last carry bit C-out.



Let us examine the justification of the above circuit by taking the example of addition of two 4-bit numbers:

Let the add 1011 with 1101

$$\begin{array}{r} A_3 = 1 \quad A_2 = 0 \quad A_1 = 1 \\ B_3 = 1 \quad B_2 = 0 \quad B_1 = 1 \end{array}$$

As there is no previous carry, $C_0 = 0$

$$S_1 = A_3 + B_3 + C_0 = 0 + 1 + 0 = 1 \rightarrow S_1 = 1, C_1 = 0$$

$$S_2 = A_2 + B_2 + C_1 = 1 + 1 + 0 = 1 \rightarrow S_2 = 0, C_2 = 1$$

$$S_3 = A_1 + B_1 + C_2 = 1 + 0 + 1 = 1 \rightarrow S_3 = 0, C_3 = 1$$


$$S_4 = A_0 + B_0 + C_3 = 1 + 1 + 1 = 1 \rightarrow S_4 = 1, C_{out} = 1$$

Therefore, final result of the addition would be


$$S_4 S_3 S_2 S_1 S_0 = 11000.$$

Binary Subtraction Circuit and Addition Circuit :-

• Binary Addition Circuit :-




Binary Subtraction Circuit :-



▼ 4-bit binary adder Subtractor Circuit using 1-bit Binary full adder.

The 4-bit binary adder / Subtractor produces either the addition or the subtraction of two 4-bit numbers based on the value of initial carry or borrow C_0 .

Let the 1-bit binary numbers, $A_0 A_1 A_2 A_3$ and $B_0 B_1 B_2 B_3$. The operation of 1-bit Binary Adder Subtractor is similar to that of 1-bit binary adder and 1-bit binary subtractor.



Block Diagram.

- When the mode input (K) is at a low logic, i.e. '0' then the circuit acts as an adder, and when the mode input is at a high logic i.e. '1' the circuit acts as a subtractor.
- The exclusive OR gate connected in series received input K and one of the input B .
- When K is at low logic we have $B \oplus 0 = B$ the full adder received the value of B , the input carry is 0 and the circuit performs $A+B$.
- When M is at a high logic, we have $B \oplus 1 = B'$ and $c_0 = 1$ the B inputs are complemented, and a 1 is added through the input carry. The circuit performs the operation A plus the 2's of B .

Procedure :-

Step 1 :- open the Circuit maker 2000 Software.

Step 2 :- Select the required logic gate(s) under digital Basics > Gates

Step 3 :- Select the logic Display under display > Digital > Logic Display

Step 4 :- Select the logic Switch under switches)
digital > logic switch.

Step 5 :- Select the Ic 74LS03 under digital
by function > arithmetic > 7403

Step 6 :- use the wire tool (+) to connect the
various devices with each other as
required.

Step 7 :- From Menu Bar, Select digital mode under
Simulation menu

Step 8 :- [] press F10 Key to run the test.

Step 9 :- check the output(s) of the teste in
accordence with the truth table of the
device . and Create a observation table.

Step 10 :- Save the project under file> Save .

Observation Table :-

• binary adder :-

SL	A ₃	A ₂	A ₁	B ₃	B ₂	B ₁	Cout	S ₄	S ₃	S ₂	S ₁
1	1	0	1	0	0	1	0	1	1	1	1

SL	A ₁	A ₃	A ₂	A ₁	B ₁	B ₃	B ₂	B ₁	Cout	S ₁	S ₃	S ₂	S ₁	
2.	1	0	1	1	1	0	0	1	1	0	1	0	0	0
3.	1	0	0	0	1	1	1	0	1	0	1	1	0	
4.	1	1	1	1	1	1	1	1	1	1	1	1	1	0
5.	0	1	0	1	0	1	1	0	0	1	0	1	1	

Binary Subtractor :-

SL	A ₁	A ₃	A ₂	A ₁	B ₁	B ₃	B ₂	B ₁	Bout	S ₁	S ₃	S ₂	S ₁	
1.	1	0	1	0	0	1	0	1	1	0	1	0	1	
2.	1	0	0	0	1	1	1	0	0	1	0	1	0	
3.	0	0	1	1	0	1	0	1	0	1	1	1	0	
4.	1	1	0	0	1	0	0	1	1	0	0	1	1	
5.	1	1	1	1	0	0	0	0	1	1	1	1	1	

Conclusion :- From the above experiment it is concluded that using Circuit maker 2000 Software, we can carry out any operation of any type of logic gate (xor) and A IC - 74LS83. We can perform addition and subtraction operation in the same circuit by changing the control line input. i.e if the input of control line is 1 then the circuit behave as a subtractor circuit if it is '0' then then circuit behave as a adder circuit.

Experiment NO 7 :-

AIM :- Design and Implement using xoa logic gate

(a) 4 bit gray to binary converter.

(b) 4 bit binary to gray converter.

REQUIREMENT :- Circuit maker 2000 software needs to be installed in the Computer.

Theory :-

■ Binary to Gray Converter :-

The input to the circuit is a 4-bit binary and output of the circuit is a 4-bit Gray Code.

■ Truth table :-

4 bit binary				4 bit Gray			
B ₄	B ₃	B ₂	B ₁	G ₄	G ₃	G ₂	G ₁
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1

B_4	B_3	B_2	B_1	G_{14}	G_{13}	G_{12}	G_{11}
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

The 4-bit binary and the Corresponding gray Code Show
in the truth table we observe that :

1. The entries for G_{14} are exactly the same as those for B_4 Therefore $G_{14} = B_4$

2. The entries for G_{13} are :

$G_{13} = 1$ only when either $B_4 = 1$ or $B_3 = 1$, $G_{13} = 0$

$G_{13} = 0$ for $B_4 = B_3 = 0$ and $B_4 = B_3 = 1$ This is an XOR operation of B_4 and B_3 . therefore $G_{13} = B_4 \oplus B_3$

3. The entries for G_{12} are :

$G_{12} = 1$ only when $B_4 = 1$ or $B_3 = 1$ or $B_2 = 1$ or $B_1 = 1$

for both $B_3 = B_2 = 1$ and $B_3 = B_2 = 0$ this

is an XOR operation of B_3 and B_2 therefore

$G_{12} = B_3 \oplus B_2$

4. The entries for b_{11} are:

$b_{11} = 1$ only when $B_2 = 1$ or $B_1 = 1$. $b_{11} = 0$ for both $B_2 = B_1 = 1$ and $B_2 = B_1 = 0$. This is an XOR operation of B_2 and B_1 . Therefore $b_{11} = B_1 \oplus B_2$.


$$b_{12} = B_4$$

$$b_{13} = \overline{B_1} B_3 + B_4 \overline{B_3} = B_4 \oplus B_3$$

$$b_{12} = \overline{B_3} B_2 + B_3 \overline{B_2} = B_3 \oplus B_2$$

$$b_{11} = \overline{B_2} B_1 + \overline{B_1} \overline{B_2} = B_2 \oplus B_1$$

Logic diagram \Rightarrow



□ Gray to binary Converter \Rightarrow

The 4 bit input Gray Code and Corresponding output binary number. Shown in the truth table.

Truth table :-

Input				Output				
G ₄	G ₃	G ₂	G ₁	B ₄	B ₃	B ₂	B ₁	
0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	1
0	0	1	1	0	0	1	0	
0	0	1	0	0	0	1	1	
0	1	■■	0	0	0	1	0	0
0	1	■■	1	0	1	0	1	
0	1	0	1	0	1	1	0	
0	1	0	0	0	1	1	1	
1	0	0	0	1	0	0	0	
1	0	0	1	1	0	0	1	
1	0	1	0	1	0	1	1	
1	1	■■	0	1	1	0	0	0
1	1	■■	1	1	1	0	1	
1	1	0	1	1	1	1	0	
1	1	0	0	1	1	1	1	

1. The entries for B₄ are exactly the same as those for G₄. Therefore B₄ = G₄

2. The entries for B₃ are.

B₃ = 1, Only when the number of 1s in G₄

and G_3 is an odd number. Otherwise $B_3 = 0$. So, B_3 is the modulo sum of b_{14} and b_{13} . Therefore $B_3 = b_{14} \oplus b_{13}$

3. The entries for B_2 are:

$B_2 = 1$, only when the number of 1s in b_{14}, b_{13} and b_{12} is an odd number. Otherwise $B_2 = 0$. So

B_2 is the modulo sum of b_{14}, b_{13} and b_{12} i.e modulo sum of B_3 and b_{12} . Therefore $B_2 = B_3 \oplus b_{12}$

4. The entries for B_1 are:

$B_1 = 1$, only when the number of 1s in b_{14}, b_{13}, b_{12} and b_{11} is an odd number. Otherwise $B_1 = 0$. So

B_1 is the modulo sum of b_{14}, b_{13}, b_{12} and b_{11} . i.e modulo sum of B_2 and b_{11} . Therefore $B_1 = B_2 \oplus b_{11}$


$$B_4 = b_{14}$$

$$B_3 = \overline{b_{14}} b_{13} + b_{14} \overline{b_{13}} = b_{14} \oplus b_{13}$$

$$\begin{aligned} B_2 &= \overline{b_{14}} b_{13} \overline{b_{12}} + \overline{b_{14}} \overline{b_{13}} b_{12} + b_{14} \overline{b_{13}} \overline{b_{12}} + b_{14} b_{13} b_{12} \\ &= \overline{b_{14}} (b_{13} \oplus b_{12}) + b_{14} (\overline{b_{13}} \oplus \overline{b_{12}}) \\ &= b_{14} \oplus b_{13} \oplus b_{12} = B_3 \oplus b_{12} \end{aligned}$$

$$\begin{aligned} B_1 &= \overline{b_{14}} \overline{b_{13}} \overline{b_{12}} \overline{b_{11}} + \overline{b_{14}} + \overline{b_{13}} b_{12} \overline{b_{11}} + \overline{b_{14}} b_{13} \overline{b_{12}} \overline{b_{11}} + \overline{b_{14}} b_{13} b_{12} b_{11} \\ &\quad + b_{14} b_{13} \overline{b_{12}} b_{11} + b_{14} b_{13} b_{12} \overline{b_{11}} + b_{14} \overline{b_{13}} \overline{b_{12}} \overline{b_{11}} + b_{14} \overline{b_{13}} b_{12} b_{11} \\ &= \overline{b_{14}} \overline{b_{13}} (b_{12} \oplus b_{11}) + b_{14} b_{13} (b_{12} \oplus b_{11}) + \overline{b_{14}} b_{13} (\overline{b_{12}} \oplus \overline{b_{11}}) \\ &\quad + b_{14} \overline{b_{13}} (\overline{b_{12}} \oplus \overline{b_{11}}) \\ &= (b_{12} \oplus b_{11}) (\overline{b_{14}} \oplus b_{13}) + (\overline{b_{12}} \oplus \overline{b_{11}}) (b_{14} \oplus b_{13}) \\ &= b_{14} \oplus b_{13} \oplus b_{12} \oplus b_{11} = B_2 \oplus b_{11} \end{aligned}$$

Logic Diagram :-



Procedure :-

- STEP 1 : open the circuit maker 2000 software.
- STEP 2 : select the required logic gate (XOR) under digital basic > gates.
- STEP 3 : select the logic display under display > Digital > logic display.
- STEP 4 : select the logic switch under switches > digital > logic switch.
- STEP 5 : use the wire tool to connect the various devices with each other as required.
- STEP 6 : from menu bar, select digital mode under simulation menu.
- STEP 7 : press F10 key to run the test

STEP 8 :- check the output of the test in according ^{an observation table} with the truth table of the device and eraser.

STEP 9 :- Save the project under file > Save.

Observation table :-

Binary to Gray Conversion :-

B_4	B_3	B_2	B_1	G_4	G_3	G_2	G_1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
0	1	0	1	0	1	1	1

Gray to Binary Conversion :-

G_4	G_3	G_2	G_1	B_4	B_3	B_2	B_1
0	1	0	0	0	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	1	1	0	1	0
0	1	1	1	0	1	0	1

Conclusion :-

from the above experiment it is concluded that using Circuit maker 2000 Software we can carry out any operation of any types of logic gates (XOR). we can convert Binary to gray Code and Gray to binary using those circuit very easily.

Experiment NO :- 8

Aim :- Design an implement using XOR and NOT gates.

- A. Even parity generator.
- B. odd parity generator.
- C. Even parity checker.
- D. odd parity checker.

Requirement :- Circuit maker 2000 Software needs to be installed in the Computer.

Theory :-

■ Parity bit :-

Binary data, when transmitted and processed, is susceptible to noise that can alter 1's to 0's or 0's to 1's. To detect such errors, an additional bit called Parity bit is added to data bits.

■ parity Generator :-

A parity Generator is a Combinational Logic Circuit that generates the parity bit in the transmitter.

A parity bit is used for the purpose of detecting Error

during Transmission of binary Information.

It is an extra bit included with a binary number / message to make the number of bits either odd or even.

There are two types of parity generator :-

- 1) Even parity generator.
- 2) Odd parity generator.

□ Even parity generator :-


for even parity a parity bit is added such that the total number of 1's in the 9-bit input and the parity bit together is even.

□ Truth table :-

w	x	y	z	even parity bit
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1

1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Circuit Diagram \rightarrow




add parity generator \rightarrow

An odd parity bit generator output a 1 when the number of 1's in the data bits is even So that the total number of 1's in the data bits and the parity bits together is odd.

□ truth table :-,

A	B	C	D	output odd parity bit (P)
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

■ Circuit diagram :-



Q) Parity checker :-


- A circuit that checks the parity in the Receiver is called Parity Checker.
- The parity checker circuit checks for possible Errors in the Transmission.
- Since the information Transmitted with even parity, the Received must have an even number of 1's. if it has odd number of 1's , its indicates that there is an error occurred during transmission.
- The output of the both (even and odd) parity checker is denoted by PEC (Parity Error checker). if there is error , that is , if it has odd number of 1's it will indicate 1 if no then PEC will indicate 0.
- that means. if it is even parity checker. if PEC will indicate 1 that means 'error' if PEC will indicate 0 that means no error.
 - if it is odd parity checker . if PEC will indicates 1 that means 'no error' if PEC will indicate 0 that means 'error'

Truth table $\oplus \downarrow$

SL No.	A	B	C	D	P	Parity error · (E)
0	0	0	0	0	0	0
1	0	0	0	0	1	1
2	0	0	0	1	0	1
3	0	0	0	1	1	0
4	0	0	1	0	0	1
5	0	0	1	0	1	0
6	0	0	1	1	0	0
7	0	0	1	1	1	1
8	0	1	0	0	0	1
9	0	1	0	0	1	0
10	0	1	0	1	0	0
11	0	1	0	1	1	1
12	0	1	1	0	0	0
13	0	1	1	0	1	1
14	0	1	1	1	0	1
15	0	1	1	1	1	0
16	1	0	0	0	0	1
17	1	0	0	0	1	0
18	1	0	0	1	0	0
19	1	0	0	1	1	1
20	1	0	1	0	0	0
21	1	0	1	0	1	1

22.	1	0	1	1	0	1
23	1	0	1	1	1	0
24	1	1	0	0	0	0
25	1	1	0	0	1	1
26	1	1	0	1	0	1
27	1	1	0	1	1	0
28	1	1	1	0	0	1
29	1	1	1	0	1	0
30	1	1	1	1	0	0
31.	1	1	1	1	1	1

■ Circuit Diagram :-



■ Basic working principle of parity generator / checker :-,

In Order to check and generate the proper parity bit in a given Code word, the basic principle used is,
" The modulo sum of an even number of 1's is always a 0 and the modulo sum of an odd number of 1's is always 1".

Therefore in order to check for an error all the bits in the received word are added if the modulo sum is a 0 for an odd parity system or a 1 for an even parity system an error is detected.

PROCEDURE :-

- Step 1 :- Open circuit maker 2000 Software.
- Step 2 :- Select the require logic gates under digital Basic > Gates.
- Step 3 :- Select logic display under display > digital > logic Display
- Step 4 :- Select Inverter.
- Step 5 :- Select the logic Switch under switch > digital > logic Switch.
- Step 6 :- use the wire (+) tools to connect the various device with each other as required.
- Step 7 :- From menu bar select digital mode under simulation menu.
- Step 8 :- Press F10 key to run the test.
- Step 9 :- Check the output of the test in accordance with truth table and create a observation table.
- Step 10 :- Save the project under the file check.

In Observation table :-

• EVEN PARITY CHECKER GENERATOR S3

SL NO	SENDER Message	PARTY	RECEIVER	ERROR	Remarks
	D ₀ D ₂ D ₁ D ₀	P	D ₀ D ₂ D ₁ D ₀ P	E	
1	1 0 0 1	0	1 1 0 1 0	1	Error
2.	1 0 0 0	1	1 0 0 1 1	1	Error

3	1 1 1 1	0	1 0 1 1	0	1	error
4	1 0 1 0	0	1 0 1 0	0	0	no error
5	1 1 1 0	1	1 1 1 0	1	0	no error.

Odd parity checker Generator \Rightarrow

SL No.	Sender message	parity	Receiver	Error	Remark
	D ₃ D ₂ D ₁ D ₀	P	D ₃ D ₂ D ₁ D ₀ P	E	
1.	0 <u>0</u> 1 0	0	0 1 1 0 0	0	error
2.	0 0 <u>1</u> 1	1	0 0 0 1 1	0	error
3.	1 0 0 1	1	1 0 0 1 1	1	no error
4.	1 <u>1</u> 0 1	0	1 0 0 1 0	0	error.
5.	0 0 . 1 1	1	0 0 1 1 1	1	no error

Conclusion \Rightarrow from the above experiment it is conclude that using Circuit maker 2000 software we can carry out any operation of any types of logic gates. we can ~~not~~ Create a even and odd parity generator / checker Circuit and by this Circuit we can find out a single bit error at the receiver end if any.

EXPERIMENT NO. 9


Aim :- ① Design an 4 bit Comparator using a Single 7485 IC.

Requirement :- Circuit maker 2000 Software needs to be installed in the Computer.

Theory :-

Comparator :-

A digital Comparator is a Combinational Circuit that Compares two digital or binary numbers in order to find out whether one binary number is equal, less than or greater than the other binary number. we logically designed a circuit for which we will have to take inputs one for A and another for B and three output terminals one for $A > B$ Condition, one for $A = B$ Condition and one for $A < B$ Condition.



1-Bit Magnitude Comparator :-

A Comparator used to Compare two bits is called a single bit Comparator. It consists of two inputs each for two single bit numbers and three outputs to generate less than, equal to and greater than between two binary numbers.

Truth table :-

A	B	$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

2-bit Comparator :-

A Comparator used to Compare two binary numbers each of two bits is called a 2-bit Comparator. It consists of four inputs and three outputs to generate less than, equal to and greater than between two binary numbers.

Truth table →

SLNO.	Input					Output		
	A_1	A_0	B_1	B_0	$A < B$	$A = B$	$A > B$	
1.	0	0	0	0	0	1	0	

2.	0	0	0	1	1	0	0
3.	0	0	1	0	1	0	0
4.	0	0	1	1	1	0	0
5.	0	1	0	0	0	0	1
6.	0	1	0	1	0	1	0
7.	0	1	1	0	1	0	0
8.	0	1	1	1	1	0	0
9.	1	0	0	0	0	0	1
10.	1	0	0	1	0	0	1
11.	1	0	1	0	0	1	0
12.	1	0	1	1	1	0	0
13.	1	1	0	0	0	0	1
14.	1	1	0	1	0	0	1
15.	1	1	1	0	0	0	1
16.	1	1	1	1	0	1	0

4 bit Comparator :-

A Comparator used to Compare two binary numbers each of four bits is called a 4 bit Comparator. It consists of eight inputs each for two four bit numbers and three outputs to generate less than, equal to and greater than between two binary numbers.

In a 4-bit Comparator the Condition of $A > B$ can possible in the following four cases:

1. If $A_3 = 1$ and $B_3 = 0$
2. If $A_3 = B_3$ and $A_2 = 1$ and $B_2 = 0$
3. If $A_3 = B_3$ and $A_2 = B_2$ and $A_1 = 1$ and $B_1 = 0$
4. If $A_3 = B_3$, $A_2 = B_2$, $A_1 = B_1$ and $A_0 = 1$ and $B_0 = 0$

Similarly the Condition for $A < B$ can be possible in the following four Cases:

1. if $A_3 = 0$ and $B_3 = 1$
2. if $A_3 = B_3$ and $A_2 = 0$ and $B_2 = 1$
3. if $A_3 = B_3$, $A_2 = B_2$ and $A_1 = 0$ and $A_2 = 1$
4. if $A_3 = B_3$, $A_2 = B_2$, $A_1 = B_1$ and $A_0 = 0$ and $B_0 = 1$

The Condition of $A = B$ is possible only when all the individual bits of one number exactly coincide with corresponding bits of another number.

Application of Comparator :-

1. Comparators are used in central processing unit and micro Controller
2. These are used in control application in which the binary numbers representing physical variable such as temperature, position, etc. are compared with reference value.
3. Comparators are also used as process controllers and for servo motor control
4. used in password verification and biometric application.

IC Comparator :-

The 7485 is the 1 bit IC Comparator.

Pin labelled $(A > B)_{IN}$, $(A < B)_{IN}$ and $(A = B)_{IN}$ are used for Cascading. Pin labelled $(A > B)_{OUT}$, $(A < B)_{OUT}$ and $(A = B)$ is used to take the output.

V_{CC} is used for power Supply (5V dc). GND is Ground. $A_0 A_1 A_2 A_3$ and $B_0 B_1 B_2 B_3$ are two binary number.

Pin diagram :-

B_2	1	16	V_{CC}
A_2	2	15	A_3
$(A = B)_{OUT}$	3	14	B_3
$(A > B)_{IN}$	4	13	$(A > B)_{OUT}$
$(A < B)_{IN}$	5	12	$(A < B)_{OUT}$
$(A = B)_{IN}$	6	11	B_0
A_1	7	10	A_0
GND	8	9	B_1

7485

Procedure :-

Step 1 :- Open the Circuit maker 2000 Software.

Step 2 :- Select the logic Switch under Switch \rightarrow digital \rightarrow Logic Switch.

- Step 1 :- Select the logic display under the display > digital > logic display
- Step 2 :- Select the ~~logic~~ IC 7485 under ~~digital by function~~ > ~~comparator~~ > 7485.
- Step 3 :- Use the wire tools (t) to connect the various devices with each other as required.
- Step 4 :- From menu bar select digital modes under simulation menu
- Step 5 :- Press the key to run the test
- Step 6 :- Check the output(s) of the test in accordance with the truth table of the devices and create a observation table
- Step 7 :- Save the project under file > save.

Observation table

Sl. No.	Number A				Number B				$A > B$	$A = B$	$A < B$
	A_3	A_2	A_1	A_0	B_3	B_2	B_1	B_0			
1.	1	0	1	0	1	0	1	0	0	1	0
2.	1	0	1	1	0	1	1	0	1	0	0
3.	0	1	1	1	1	1	1	1	0	0	1
4.	1	0	0	0	1	0	0	1	0	0	1
5.	0	0	1	1	0	0	0	1	1	0	0

Conclusion :- For the above experiment it is conclude that using circuit make 2000 we can carry out any operation ~~any~~ by logic gates and IC (7485). By implementing a 1-bit Comparator we can find out the Comparison of two 4bit numbers that which one is greater or less or both are equal.

EXPERIMENT No :- 10

Aim :- Design and Implement the following Combinational Circuit —

- (a) Binary to Octal decoder with enable input using 74LS138 IC.
- (b) octal - to Binary encoder with enable input using 74148 IC.

Requirement :- Circuit maker 2000 Software needs to be download.

Theory :-

■ Decoder :-

A decoder is a logic circuit that converts an N -bit binary input code into M output lines such that only one output line is activated for each one of the possible combinations of inputs.

A decoder Circuit takes binary data of ' n ' inputs into 2^n unique output. In addition to input pin the decoder has a enable pin. This enables the pin when negated, makes the circuit inactive.

Binary to octal decoder :-

The circuit for a decoder with 3 input and eight output. It uses all AND gates and therefore, the outputs are active high. For active low output, NAND gates are used.

This decoder can be referred to in several ways.

It can be called a "3-line to 8-line" decoder because

it has three input lines and eight output lines.

It is also called "Binary to octal decoder" because it takes three binary inputs and active one of the eight (octal) outputs.

It is also referred to as a "1-of-8 decoder" because only one of the eight outputs is active at a time.

Enable Input:-

Some decoders have one or more ENABLE inputs that are used to control the operation of the decoder.

If a common enable line is connected to the fourth input of each gate, a particular output is determined by the A, B, C input code will go high only when enable line is held high.


When the enable is low, all the outputs will be forced to low state regardless of the levels at the A, B and C inputs.

Truth table :-

Input			Output							
A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

■ 74LS138 Decoder :-

A₂ A₁ A₀ is the input code and E₃, E₂ and E₁ are separate enable inputs that are combined in the NAND gate. The E₃ E₂ E₁ is the enable signal only when enable is high the decoder works.



Encoder :-

An encoder is a device whose inputs are decimal digit and/or alphabetic characters and whose output are coded representation of those input. In other words an encoders may be said to be a combinational logic circuit that perform the reverse ('operation') of the decoder. The opposite of the decoding process is encoding.

An encoder has a number of input line, only one of which is active at a given time and produce an n-bit output code depending on which input are active.

Octal to Binary encoder :-

An octal to binary encoder accept 3 input lines and produce 3 bit output code corresponding to the activated input.

Truth table :-

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A	B	C
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

From the truth table, the output line Q is active when the 9 input octal digit is 1, 3, 5 or 7. Similarly Y B is 1 when 9 input octal digit is 2, 3, 6 or 7 and A is 1 for 9 input octal digit 4, 5, 6 or 7 Hence therefore,

$$C = D_1 + D_2 + D_5 + D_7$$

$$B = D_2 + D_3 + D_6 + D_7$$

$$A = D_4 + D_5 + D_6 + D_7$$

We see that D₀ is not present in any of expression so, D₀ is a Don't care.

Q.C 74189 :-

4, 5, 6, 7, 3, 2, 1, 0 those 8 are decimal data input (active low) VCC is supply voltage. GND is Ground, A₀, A₁, A₂ Binary address output (active low) EI is enable input (Active low) EO goes low when EI is low and any input is low, EO goes high when EI is low and any input is low (EO = $\bar{E}I$)

D ₉	1	16	-VCC
D ₅	2	15	-EO
D ₆	3	14	-GS
D ₇	4	13	-3
EI	5	74189	12 - 2
A ₂	6	11	-1
A ₁	7	10	-0
GND	8	9	-A ₀

Procedure :-

Step 1 : open circuit maker 2000 software.

Step 2 :- Select required logic gates under digital basic > gates

Step 3 :- Select logic display under display > digital > logic display

Step 4 :- Select the logic switch under switch > digital > logic switch
digital by function

Step 5 :- Select the IC 74138 under Decoder/Demux > 74138 and
and IC 74198 under digital by function > 74198

Step 6 :- use the wire (+) tools to connect the various device
with each other as required.

Step 7 :- from menu bar select digital mode under simulation
menu.

Step 8 :- Press F10 key to run the test.

Step 9 :- check the output(s) of the test in accordance
with the truth table of the device and create observation
table.

Step 10 :- Save the project under file > save.

Observation table for Binary to Octal decoder :-

E_3	\bar{E}_2	\bar{E}_1	A_2	A_1	A_0	\bar{D}_7	\bar{D}_6	\bar{D}_5	\bar{D}_4	\bar{D}_3	\bar{D}_2	\bar{D}_1	\bar{D}_0
1	0	0	0	0	0	1	1	1	1	1	1	1	0
1	0	0	0	0	1	1	1	1	1	1	1	0	1
1	0	0	0	1	0	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	0	1	1	1
1	0	0	1	0	0	1	1	1	0	1	1	1	1
1	0	0	1	0	1	1	1	0	1	1	1	1	1
1	0	0	1	1	0	1	0	1	1	1	1	1	1
1	0	0	1	1	1	0	1	1	1	1	1	1	1

Observation table for Octal to binary encoder :-

\bar{I}_7	\bar{I}_7	I_6	I_5	I_4	I_3	I_2	I_1	I_0	\bar{G}_S	A_2	A_1	A_0
0	0	1	1	1	1	1	1	1	0	0	0	0
0	1	0	1	1	1	1	1	1	0	0	0	1
0	1	1	0	1	1	1	1	1	0	0	1	0
0	1	1	1	0	1	1	1	1	0	0	1	1
0	1	1	1	1	0	1	1	1	0	1	0	0
0	1	1	1	1	1	0	1	1	0	1	0	1
0	1	1	1	1	1	1	0	1	0	1	1	0
0	1	1	1	1	1	1	1	0	0	1	1	1

Conclusion :- From the above experiment we can conclude that using Circuit maker 2000 software we can carry any operation using any types of logic gates and IC's. - so we can observe that encoder is very much simple Combinational Circuit with input line 2^n and output line n . which can be applied email, video encoder etc. where decoder is a very complex Combinational Circuit with input line n and output line 2^n which can be applied microprocessor, or memory chip etc.

ASSIGNMENT → 11

Aim :- Design and realization of the following mux AND/OR Demultiplex with Suitable logic Symbol and logic diagram.

- a) 2-input mux using IC 74157
- b) 4-input mux using IC 74153
- c) 8-input mux using IC 74151A
- d) 1-line to 4-line demux using IC 74155
- e) 1-line to 8-line demux using IC 74155

Requirement :- Circuit maker 2000 Software needs to be installed in the Computer.

Theory :-

■ Multiplexing :-


multiplexing means sharing. A common example of multiplexing or sharing occurs when several peripheral devices share a single transmission line or bus to communicate with a computer.

There are two types of multiplexing

- ① time multiplexing.
- ② frequency multiplexing.

* Multiplexer :- A multiplexer (MUX) or data selector is a logic circuit that accepts several data inputs and allows only one of them at a time to get through the output. The routing of the desired data input to the output is controlled by select inputs.

■ Diagram :-



■ 2 Input multiplexer :-


2 input multiplexer with data inputs D_0 and D_1 and and data select input S . The logic level applied to the S input determines which AND gate is enabled. So that its data input passes through the OR gates to the output.

the output $Z = S D_0 + S D_1$

when $S=0$ AND gate 1 is enable and AND gate 2 is disabled so $Z=D_0$.

when $S=1$ AND gate 1 is disable and AND gate 2 is enable so, $Z=D_1$.

■ logic diagram :-




■ Function table :-

S	5	Output (Z)
0	D₀	
1	D₁	

■ Q input mba using 74157 :-

The 74157 consist of four separate 2-input multiplexer on a single chip. Each of the four multiplexer share a common data select line and a common \bar{E} (enable) line. Because there are only two inputs to be selected from each multiplexer, a single data select input is sufficient. A low on the \bar{E} input allows the selected input data to pass through to the output. A high on the \bar{E} input prevent data from going through to the output. i.e. disables the multiplexer.

■ Pin diagram :-



■ 4 input multiplexer :-


• 4 input multiplexer with data Qinput D_0, D_1, D_2 and ~~D_3~~ , and data select Qinput S_0 and S_1 . The logic level applied to the S_0 and S_1 inputs determine which AND gate is enabled, so that its Data Qinput passes through OR gate to the output.

$$Z = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$

■ Function table :-


Select Inputs		Output
S_1	S_0	Z
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

■ logic diagram :-



■ 4 Input MUX using IC 74153 :-


■ Pin diagram :-



■ The 74151A - 8-input Data Selector / multiplexer :-

This multiplexer has 8 data inputs, 3 data select input and an enable input \bar{E} (enable). A low on the \bar{E} input allows the selected input data to pass through to the output. When $\bar{E} = 1$, the multiplexer is disabled so that $Z = 0$, regardless of the select input code. Note that the output as well as its complement are available.

■ Pin diagram :-



Function table :-

	Input	Output
	$E \quad S_2 \quad S_1 \quad S_0$	Z
	H X X X	L
	L L L L	D ₀
	L L L H	D ₁
	L L H L	D ₂
	L L H H	D ₃
	L H L L	D ₄
	L H L H	D ₅
	L H H L	D ₆
	L H H H	D ₇


■ Application of multiplexer :-

- ① Data Selection ② Data routing
- ③ operation Sequence ④ parallel-to-Serial Conversion
- ⑤ wave-form generation ⑥ logic-function Generation.

■ Demultiplexer :- A demultiplexer performs the reverse operation. It takes a single input and distributes it over several outputs. So a demultiplexer can be thought of as a 'distributor' because it transmits the same data to different destinations.

A demultiplexer is a 1 to N device.


■ Block Diagram :-



1-line to 4-line Demultiplexer :-

The Input data line goes to all of the AND gates. The two Select lines S_0 and S_1 enable only one gate at a time and the data appearing on the Input line will pass through the Selected gate to the associated Output line.

* logic Diagram :-



■ function table :-

input	output			
$S_1 \ S_0$	D_0	D_1	D_2	D_4
0 0	1	0	0	0
0 1	0	1	0	0
1 0	0	0	1	0
1 1	0	0	0	1

■ 1 line to 8 line Demultiplexing :


a demultiplexer that distributes one input line to eight output lines. the single data input line D is connected to all eight AND gates but only one of these gates will be enabled by the select input lines.

For example: with $S_2 S_1 S_0 = 000$, only the AND gate O_0 will be enabled and the data input D will appear at output O_0 . other selected codes cause input D to reach to other output.

■ function table :-

Select Code	Output
$S_2 \ S_1 \ S_0$	$O_7 \ O_6 \ O_5 \ O_4 \ O_3 \ O_2 \ O_1 \ O_0$
0 0 0	0 0 0 0 0 0 0 D
0 0 1	0 0 0 0 0 0 0 D 0
0 1 0	0 0 0 0 0 0 D 0 0
0 1 1	0 0 0 0 0 D 0 0 0
1 0 0	0 0 0 D 0 0 0 0 0
1 0 1	0 0 D 0 0 0 0 0 0
1 1 0	0 D 0 0 0 0 0 0 0
1 1 1	D 0 0 0 0 0 0 0 0

Logic Diagram :-



■ Pin diagram L574155 using both 1 to 4 and 1 to 8 line DMUX:-

74LS155	
- Ea	3a 0
- Eb	2a 0
- A1	1a 0
- A0	0a 0
	DMUX
- Eb	3b 0
- Eb	2b 0
	1b 0
	0b 0

■ Procedure :-

- Step 1 : open the circuit maker 2000 Software
- Step 2 : Select the required logic display under display > Digital > logic display
- Step 3 : Select the logic switch under switches > digital > logic switch.
- Step 4 : Select the IC 7425157, 74LS153, 74LS151, 74LS155 under > multiplexing > 157, 153, 151) and > (demux > 155)
- Step 5 : use the wire tools (+) to connect the various devices with each other as required.
- Step 6 : From menu bar select digital mode under simulation menu.
- Step 7 : press F10 key to run the test.
- Step 8 : check the output(s) of the test in accordance with the truth table of the devices and create a observation table.
- Step 10 : Save the project under file > save.

■ Observation table :- 2 Pinput MUX :-

E	s_0	T_{0a}	T_{0b}	Y_0
1	X	X	X	L
0	L	L	X	L
0	L	H	X	H
0	H	X	L	L
0	H	X	H	H

4 - Input max :- Observation table :-

E_a	s_0	s_1	T_a	y_a		E_b	s_0	s_1	T_b	y_b
0	0	0	0	0		0	0	0	0	0
0	0	0	1	1		0	0	0	1	1
0	0	1	0	0		0	0	1	0	0
0	0	1	1	1		0	0	1	1	1
0	1	0	0	0		0	1	0	0	0
0	1	0	1	1		0	1	0	1	1
0	1	1	0	0		0	1	1	0	0
0	1	1	1	1		0	1	1	1	1

8 - input max :- observation table :-

E	s_2	s_1	s_0	T	y
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	0
0	0	0	1	1	1
0	0	1	0	0	0
0	0	1	0	1	1
0	0	1	1	0	0
0	0	1	1	1	1
0	1	0	0	0	0
0	1	0	0	1	1
0	1	0	1	0	0
0	1	0	1	1	1
0	1	1	0	0	0
0	1	1	0	1	1
0	1	1	1	0	0
0	1	1	1	1	1

1 line to 4 line Demultiplexing observation table :-

E_A	\bar{E}_A	A_1	A_0	\bar{T}_0	\bar{T}_1	\bar{T}_2	\bar{T}_3
1	0	0	0	0	1	1	1
1	0	0	1	1	0	1	1
1	0	1	0	1	1	0	1
1	0	1	1	1	1	1	0

1 line to 8 line Demultiplexing observation table :-

E_a	\bar{E}_a/\bar{E}_b	\bar{E}_b	A_1	A_0	$\bar{0}_b$	$\bar{1}_b$	$\bar{2}_b$	$\bar{3}_b$	$\bar{0}_a$	$\bar{1}_a$	$\bar{2}_a$	$\bar{3}_a$
0	0	1	0	0	0	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1
0	0	1	1	0	1	1	0	1	1	1	1	1
0	0	1	1	1	1	1	1	0	1	1	1	1
1	0	0	0	0	1	1	1	1	0	1	1	1
1	0	0	0	1	1	1	1	1	1	0	1	1
1	0	0	1	0	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	0

Conclusion :-

from the above experiment it is conclude that using circuit maker 2000 software we can carry out any operation of any type of IC's. here we use 74155, 74151, and 74153, 74157. So we can observed that the "multiplexer" is a very useful function and has a multitude of

application. the Selection of a particular Input line is controlled by a set of Selection line, normally there are 2^n input lines and n Selection line whose bit Combinations determine which Input is Selected.

multiplexer can be used for 'Communication system', 'Computer memory', 'Telephone network', 'Transmission from the Computer System of a Satellite' and the 'Demultiplexer' is also a very useful function that has one Input and Multiple output lines. which is used to send a signal to one of the various devices. demultiplexer can be used for, 'Communication system', 'Arithmetic Logic unit' and 'Serial to parallel Converter'.

ASSIGNMENT 12

Aim :- Design and realisation of the following Sequential Circuit using logic gates AND OR


- ① D-Flip-Flop
- ② S-R Flip-Flop
- ③ J-K Flip-Flop
- ④ T Flip-Flop

Requirement :- Circuit maker 2000 Software need to installed in the Computer.

Theory :-

■ FILIP-FIOP :- Filp-Flop are digital logic Circuit that can be in one of two state. It's state can be changed by applying the proper trigger Signal.


Block diagram :-




■ D FLIP-FLOP :-

The edge trigger D-flip flop has only one input terminal - the D flip flop may be obtained from an S-R flip flop by just putting one inverter between the S-R terminal. The flip flop has only one synchronous control input in addition to the clock. This is called the D input.

■ logic symbol




■ logic diagram :-



■ Truth table :-

Input	Clock	Output	Comment
D	eIK	Q	
0	↑	0	Reset
1	↑	1	Set


■ timing Diagram :-




■ SR flip-flop :-

The S-R inputs of the S-R flip-flop are called synchronous control input because data on these inputs affect the flip-flop's output only on the triggering edges of the clock pulse. Without a clock pulse the SR flip flop cannot effect the output.

■ logic Symbol :-




■ logic Diagram :-



■ truth Table :-

Input	Clock	Output	Comment
S R	CLK	Q	
0 0	↑	Q ₀	no change.
0 1	↑	0	RBSR
1 0	↑	1	SET
1 1	↑	?	invalid


■ Timing Diagram :-




J-K flip flop :-

The J-K flip flop is very versatile, and most widely used. Its function is similar to the S-R flip-flop except that it has no invalid state like that of S-R flip-flops. When both inputs are high that is when $J=K=1$ the flip-flop toggles.

Logic symbol :-




Logic diagram :-



Truth table :-

input	clock	output	Comment.
J K	clk		
0 0	↑	Q ₀	no change
0 1	↑	0	Reset
1 0	↑	1	Set.
1 1	↑	Q ₀	toggol


Timing Diagram :-




■ 'T' flip flop :-

A 'T' flip flop has a single control input labelled 'T' for toggle. When T is high the ff toggles on every new clock pulse. When T is low the ff remain for the same state.

■ logic symbol :-




■ logic diagram :-



■ Truth table :-

input	output
T	Q
D	Q ₀
I	Q ₀

■ Timing Diagram.



■ Procedure :-

Step 1 : Open the Circuit maker 2000 Software.

Step 2 : Select the required logic gates under digital Basic > Gates.

Step 3 : Select the logic display under Display > Digital > logic display.

Step-4 :- Select the logic Switch under Switches >
digital > logic Switch.

Step-5 :- Select the Flip-Flop under Flip-Flops.

Step-6 :- use the wire tools to connect the various
devices with each other as required.

Step 7 :- From menu bar Select digital mode under
simulation menu.

Step 8 :- Press F10 key to run the test.

Step 9 :- Check the output(s) of the test in accordance
with the truth table of the devices.

Step 10 :- Save the project under file > save.

Conclusion :-

From the above experiment it is Conclude
that using circuit maker 2000 software we can
carry out any operation of any type of flip flop.
so we can observed that the output given by a
flip flop can be fed as input to some another flip
flop. and among the two output one is the
normal one and the another one is its Complement.

Flip flop can be apply as storage parallel data,
storage serial data, transfer of data, Serial to
parallel, parallel to serial conversion, Counting,
and frequency devision.