
CS & IT ENGINEERING



Memory Management

DPP 06 (Discussion Notes)




By- Anjnee Bhatnagar ma'am




TOPICS TO BE COVERED

01 Question

02 Discussion



A computer system has a physical address of 128 bits and a page size of 32 KB. Each page table entry contains 4 valid and 2 dirty bits along with the translation bits. If the maximum size of the page table of a process is 60MB. Calculate the size of logical address space supported by the system (in GB)?







Consider a system with 512 KB page size and each page table entry requires 8 bytes. The level of paging required to map a 30bit logical address if every page table fits into a single page are



Q.3



No. of frames
$$\Rightarrow$$
 $\frac{34}{2}$ \Rightarrow $\frac{18}{2}$ \Rightarrow $\approx 256 \text{ K}$

$$\log_2 2^{18} \text{ bits} = 18 \text{ bits}$$

P. T. E => $\left[\frac{18}{8}\right] \Rightarrow \left[2.2\right] = 3 \text{ Bytes}$







If page size is 4096 Bytes, in a paging system. A process needs 20 frames. What is the maximum possible internal fragmentation size






- c. 2048 Bytes
- D. No internal fragmentation







Q.5

Consider a virtual address space of eight pages of 2048 words weach mapped onto a physical memory of 32 frames. How many bits are there in the logical address.


[MCQ]












Consider a virtual memory system with physical memory of 8GB. A page size of 8KB and 46-bit virtual address. Assume every page table exactly fits into a single page. If page table entry size is 4 bytes the how many levels of page tables would be required?

IInd Level Page Table:-

No. of pages \Rightarrow $\frac{35}{2}$ \Rightarrow $\frac{2^2}{2}$ pages

 $P.T.S_2 \Rightarrow 2^{22} * P.T.E$ $\Rightarrow 2^{22} * 4Bytes$ $\Rightarrow 2^{24}B = 2^{4}*2^{20}Bytes$ = 16MR

III red level page Table:



Consider the following statements:



- I. Overlays are used to increase the size of physical memory. Fal 30
- II. The size of virtual memory depends on the size of main memory. Falsa
- III. Aging is used to keep track of number of times a page is referenced. $\begin{bmatrix} a \\ b \end{bmatrix}$

How many of the above are correct statements?

[NAT]





A processor can support a maximum memory of 8 GB, where the memory is word addressable (each word consists 4 bytes). The size of address bus of the process is at least 3 bits. [NAT]



Memory dize
$$\Rightarrow$$
 86B

$$\log_2 2^{31} \Rightarrow 316its$$

$$1 \text{ Moord} = 4Bytes$$

$$86B \Rightarrow 26 * 48(1 \text{ word})$$

$$\Rightarrow 231 * 28$$




paging?

Which of the following statement is/are correct regarding



AC

- Paging helps solve the issue external fragmentation True.
 - B. Page size has no impact on internal fragmentation
- Paging incurs memory overheads. True .
- Multi-level paging is necessary to support pages of different sizes.



What is basic objective of hierarchical paging?



Multilevel paging



- A. Reduce Internal fragmentation.
- B. Reduce External fragmentation.
- C. To reduce context -switch overhead.
- Reduce page table size overhead in memory.



