

CS & IT ENGINEERING

Operating Systems

Memory Management



Lecture No. 8



By- Dr. Khaleel Khan Sir





TOPICS TO BE COVERED **Multi-Level Paging**

Segmentation


Problem Solving

1K+3K=4K Multi-Level Paging/Hierarchical Paging/Tree-level IM Right VAS = 4GB PAS LA = 32 hit; P.S=4KB; N=1M Por R=4B 2-level Paginz 5 deml PI B M 92 fz 4KB (X) 73 Po Po 413 fa 2 Pr 3 Px PK 150 PS 0. outer P.T Py Pn







b=Addrum of Page (chumk) of J.P.T Rey LA: 32 hit; P.S=4KB; 32 hits 10 znd level P.T 1stanel outer. P.T (IK) Chunk (Page)
3 J. P.T. (IV) -mmat= m1 PAS P.A -> EMAT = 3 m - EMATTINE = (n+1), m



















$$EMAT = x_1[c_1 + x_2c_2 + (1-x_2)(c_2+m)]$$

 $= x_1[c_1 + x_2c_2 + (1-x_2)(c_2+m)]$
 $= x_1[c_1 + x_2c_2 + (1-x_2)(c_2+m)]$




In the context of operating systems, which of the following statements is/are correct with respect to paging?



msa

- A. Page size has no impact on internal fragmentation.
- B. / Paging helps solve the issue of external fragmentation.
- C. / Paging incurs memory overheads
- D. Multi-level paging is necessary to support pages of different sizes






Consider a System using 2 Level Paging Architecture. The Top level 9 bits of the Virtual Address are used to index into the outer Page Table. The next 7 bits of the Address are used to index into next level Page Table. If the size of Virtual Address is 28 bits. Then

(i) How large are the Pages and How many are there in Virtual Address Space?

(ii) If P.T.E at both levels is 32 bits in size then what is the Space Overhead needed to translate Virtual Address to Physical









Consider a Computer System using 3 Level Paging Architecture with a uniform Page Size at all levels of Paging. The size of Virtual Address is 46 bits. Page Table Entries at all levels of Paging is 32 bits. What must be the Page Size in Bytes such that the Outer Page Table exactly fits in one frame of Memory. Assume Page Size is power of 2 in Bytes. Show the Virtual Address format indicating the number of bits required to access all the three levels of Page


the number of bits required to access all the three levels of Page





Size of outer P.T = 2 S-l.x+l.c

$$= \left(\frac{S}{2x}\right) \cdot c = \left(\frac{S - x + c}{2}\right)$$




Consider a Computer System with 57 bit Virtual Addressing, Using Multi-Level Tree Structured Page Tables with L Levels for Virtual to Physical Address Translation. Page size is 4KB and Page Table Entry is of 8 Bytes at




all levels.
The value of L is _____

PTE = 8B



$$57 - 9L = 12$$





Consider a three-level page table to translate a 39-bit virtual address to a physical address as shown below.



4	39-bit virtua	al address	
Level 1 offset	Level 2 offset	Level 1 offset	Page offset
9 bits	9 bits	9 bits	12 bits

The page size is 4KB (1KB = 2¹⁰ bytes) and page table entry size at every level is 8 bytes. A process P is currently using 2GB (1GB = 2³⁰ bytes) virtual memory which is mapped to 2 GB of physical memory, The minimum amount of memory required for the page table of P across all levels is ____ KB.

Ams: 512 B

Sorteman

Hint

Hint



