Interleaver Design for Deep Neural Networks

Sourya Dey, Peter Beerel, Keith Chugg Asilomar Conference on Signals, Systems, and Computers Oct-Nov 2017



Overview of Current DNNs

► Key machine learning technologies

Overview of Current DNNs


► Key machine learning technologies

- ► Lot of parameters Memory intensive
- ► Slow to train Computationally intensive

Overview of Current DNNs

- ► Key machine learning technologies
- ► Lot of parameters Memory intensive
- ► Slow to train Computationally intensive
- ► Training done **offline** in CPU/GPU
- Custom hardware used for inference only


Typical Supervised Network



Krizhevsky, A., Sutskever, I., Hinton, G.E.: Imagenet classification with deep convolutional neural networks. In: NIPS-2012, pp. 1097-1105 (2012)

Zhang, C., Wu, D., Sun, J., Sun, G., Luo, G., Cong, J.: Energy-efficient CNN implementation on a deeply pipelined FPGA cluster. In: ISLPED-2016. pp. 326-331. ACM, New York (2016)

Focus of our Approach



Overview of our Research

- ► Predefined sparsity Memory friendly
 - ▶ 2-3x savings on CL only network parameters
 - ▶ 2 orders of magnitude savings on CL parameters of CNNs *

Overview of our Research

- Predefined sparsity Memory friendly
 - ▶ 2-3x savings on CL only network parameters
 - ▶ 2 orders of magnitude savings on CL parameters of CNNs *


- ► Edge-based processing Computationally flexible
- ► Hardware optimizations Fast training

Overview of our Research


- Predefined sparsity Memory friendly
 - ▶ 2-3x savings on CL only network parameters
 - ▶ 2 orders of magnitude savings on CL parameters of CNNs *

- ► Edge-based processing Computationally flexible
- ► Hardware optimizations Fast training


► FPGA based architecture - Online training and inference




Fully connected (FC) network




Fully connected (FC) network Fanout (fo) = 4




Fully connected (FC) network Fanout (fo) = 4 Fanin (fi) = 8



Fully connected (FC) network
Fanout (fo) = 4 Fanin (fi) = 8
Connectivity = 100%



Fully connected (FC) network
Fanout (fo) = 4 Fanin (fi) = 8
Connectivity = 100%




Sparse network


fo = 1, fi = 2

Connectivity = 25%

Sparsity - Predefined



Fully connected (FC) network
Fanout (fo) = 4 Fanin (fi) = 8
Connectivity = 100%




Sparse network


fo = 1, fi = 2

Connectivity = 25%


Example of Parameter Savings




Present Work -Interleavers for Sparse Patterns



Present Work -Interleavers for Sparse Patterns



Present Work -Interleavers for Sparse Patterns



Interleaver algorithm ensures:

- Each output connected to a good spatial chunk of different inputs
- No neuron unconnected

Interleaver Requirements


- Optimized for computational efficiency in hardware
- Optimized for on-chip storage
- ► High values for metrics which are performance indicators

z memories for all parameters of same type

Mem 0	Mem 1			Mem z-1
W_0	W ₁	W ₂		W _{z-1}
W _z				
W _{2z}				
W _{3z}				W _{W-1}


- z memories for all parameters of same type
- ► Process z parameters in 1 cycle => 1 from each mem

Mem 0	Mem 1			Mem <i>z</i> -1
W_0	W ₁	W ₂		W _{z-1}
W _z				
W _{2z}				
W _{3z}				W _{W-1}



- z memories for all parameters of same type
- ► Process z parameters in 1 cycle => 1 from each mem
- Process all parameters in a sweep

Mem 0	Mem 1			Mem <i>z</i> -1
W_0	W ₁	W ₂		W _{z-1}
W _z				
W _{2z}				
W _{3z}				W _{W-1}




- ▶ E.g. p activations, so depth of each memory = p/z
- ► Accessed in interleaved (permuted order)

•	Mem 0	Mem 1			Mem z-1
p/z	a ₀	a ₁	a ₂		a _{z-1}
	a _z				
	a _{2z}				
	a _{3z}				a _{p-1}

- \triangleright E.g. p activations, so depth of each memory = p/z
- Accessed in interleaved (permuted order)


•	Mem 0	Mem 1			Mem z-1
	a_0	a ₁	a ₂		a _{z-1}
p/z	a _z				
	a _{2z}				
ļ	a _{3z}				a _{p-1}


Clash-free access 😌



- \triangleright E.g. p activations, so depth of each memory = p/z
- Accessed in interleaved (permuted order)

•	Mem 0	Mem 1			Mem z-1
Ī	a ₀	a ₁	a ₂		a _{z-1}
p/z	a _z				
	a _{2z}				
ţ	a _{3z}				a _{p-1}






Clash stalls processing

Interleaver must prevent clashes when accessing activations


Sourva Dev, USC 11




Design interleaver to have easy address computation

Sourya Dey, USC


12



Design interleaver to have easy address computation



Design interleaver to have easy address computation



Design interleaver to have easy address computation

Interleaver Design Algorithm

Interleaver Design Algorithm

► Let *r* be a random permutation of memory row index => Size *p/z*

Interleaver Design Algorithm

- ► Let *r* be a random permutation of memory row index => Size *p/z*
- Replicate or partition r to form s of z elements => Starting indices of all mems

- ► Let *r* be a random permutation of memory row index => Size *p/z*
- ▶ Replicate or partition r to form s of z elements => Starting indices of all mems
- t = {s, s+1, ..., s+p/
 z-1}%(p/z) => All p
 indices for all mems
 in order

- Let *r* be a random memory row index => Size p/z
- ► Replicate or partition *r* to form *s* of z elements => Starting indices of all mems
- $ightharpoonup t = \{s, s+1, ..., s+p/\}$ z-1}%(p/z) => All p indices for all mems in order

permutation of memory row index
$$\pi_W(i) = \left(t \left[i\%p\right] \times z + i\%z\right) \times fo + \left\lfloor i/p \right\rfloor$$

▶ Let **r** be a random memory row index => Size p/z

- ► Replicate or partition *r* to form *s* of z elements => Starting indices of all mems
- $t = \{s, s+1, ..., s+p/\}$ z-1}%(p/z) => All p indices for all mems in order

Example: p=32, fo=2, $z=8 \Rightarrow i \in [0,63]$. Say i=45

permutation of memory row index
$$\pi_W(i) = \left(t \left[i\%p\right] \times z + i\%z\right) \times fo + \left[i/p\right]$$

- ▶ Let *r* be a random memory row index => Size p/z
- ► Replicate partition *r* to form *s* of z elements => Starting indices of all mems
- $t = \{s, s+1, ..., s+p/\}$ z-1}%(p/z) => All p indices for all mems in order

Example: p=32, fo=2, $z=8 \Rightarrow i \in [0,63]$. Say i=45


permutation of memory row index
$$\pi_W(i) = \left(t \left[i\% p\right] \times z + i\% z\right) \times fo + \left\lfloor i/p\right\rfloor$$

Activation Memory Bank Row = 45%32 = 1


Row1	a。	a _o	a ₁₀	a,,	a ₁₂	a ₁₂	a _{1,4}	a ₁₅
KOWI	_ u ₈	ag	α ₁₀	ω ₁₁	u ₁₂	u ₁₃	α ₁₄	α ₁₅

- Let r be a random
 permutation of
 memory row index
 => Size p/z
- Replicate or partition r to form s of z elements => Starting indices of all mems
- t = {s, s+1, ..., s+p/
 z-1}%(p/z) => All p
 indices for all mems
 in order


- ► Let r be a random permutation of memory row index => Size p/z
- Replicate or partition r to form s of z elements => Starting indices of all mems
- t = {s, s+1, ..., s+p/
 z-1}%(p/z) => All p
 indices for all mems
 in order



- Let r be a random
 permutation of
 memory row index
 => Size p/z
- Replicate or partition r to form s of z elements => Starting indices of all mems
- t = {s, s+1, ..., s+p/
 z-1}%(p/z) => All p
 indices for all mems
 in order



- Let r be a random
 permutation of
 memory row index
 => Size p/z
- ▶ Replicate or partition r to form s of z elements => Starting indices of all mems
- t = {s, s+1, ..., s+p/
 z-1}%(p/z) => All p
 indices for all mems
 in order



Meeting Requirements

- Easily generated Proof in paper
 - ► All variables involved are powers of 2 (add extra neurons)
 - ► Modulo = Bit select
 - ► Multiply = Bit shift
 - ▶ Only store *r* for a new pattern
 - ► Create t by accumulating 1s

Clash freedom - Proof in paper

► Start Vector Shuffle (SV)

Original: $s = \{2,0,3,1,2,0,3,1\}$ After SV: $s = \{2,0,3,1,3,0,1,2\}$

Start Vector Shuffle (SV)

Original: $s = \{2,0,3,1,2,0,3,1\}$

After SV: $s = \{2,0,3,1,3,0,1,2\}$

Sweep Starter Shuffle (SS)

Original:

1st sweep $s = \{2,0,3,1,2,0,3,1\}$

2nd sweep $s = \{2,0,3,1,2,0,3,1\}$

After SS:

1st sweep $s = \{2,0,3,1,3,0,1,2\}$

 2^{nd} sweep $s = \{0,3,2,1,0,3,2,1\}$

Start Vector Shuffle (SV)

Original: $s = \{2,0,3,1,2,0,3,1\}$ After SV: $s = \{2,0,3,1,3,0,1,2\}$


Sweep Starter Shuffle (SS)

Original: After SS: 1^{st} sweep $s = \{2,0,3,1,2,0,3,1\}$ 2^{nd} sweep $s = \{2,0,3,1,2,0,3,1\}$ 2^{nd} sweep $s = \{2,0,3,1,2,0,3,1\}$ 2^{nd} sweep $s = \{0,3,2,1,0,3,2,1\}$

Memory Dither (MD)

 $\pi_W(i) = \left(t[i\%p] \times z + v[i\%z]\right) \times fo + \lfloor i/p \rfloor$ v[.] = Permutation of [0,z-1]

Some Weight Interleaver Patterns



Sourya Dey, USC

1

Spread and Dispersion


- ► Spread: Connections that are close on 1 side should be far away on other
- ▶ Dispersion: Connections should be irregular, i.e. no patterns or trends

Spread and Dispersion

- ► Spread: Connections that are close on 1 side should be far away on other
- ▶ Dispersion: Connections should be irregular, i.e. no patterns or trends


Interleaver Variant	Spread	Dispersion
Basic	18.28	0.04
MD	7.48	0.22
SS	9.7	0.07
SS + MD	6.5	0.37
SV	6.6	0.08
SV + MD	7.31	0.23
SV + SS	5.05	0.09
SV + SS + MD	5.7	0.39

Dataset Results



^{*} Sourya Dey: https://cobaltfolly.wordpress.com/2017/10/15/morse-code-dataset-for-artificial-neural-networks/

Morse Dataset Trends



Morse has fewer inputs and low redundancy **Spread should be high, dispersion hurts**

Summary and Ongoing Work

- Pre-defined sparse hardware architecture to lower memory and computational footprint
- ► Interleaver algorithm to guarantee clash freedom and ease of storage
- Interleaver variations and effects on performance

- Extension to multiple junctions Adjacency matrices
- Measures to characterize network performance

Thank you!

Questions?