Up Down Counter

1. Design

```
module Counter_fsm (
  input rst,
  input clk,
  input en,
  output reg [3:0] count
  );
  parameter [2:0]
     RESET = 0,
     IDLE = 1,
     UP = 2,
     DOWN = 3;
  integer max = 15;
  reg [1:0] state, next_state;
  reg clk_div;
  reg [27:0] clk_counter;
  parameter div = 28'd100000000;
  //clock divider
  always @(posedge clk) begin
     clk_counter <= clk_counter + 28'd1;</pre>
     if (clk_counter >= (div - 1)) begin
       clk_counter <= 28'd0;
       clk_div <= (clk_counter < div/2) ? 1'b1 : 1'b0;
     end
  end
  //reset state
  always @(posedge clk) begin
     if (rst)
       state <= RESET;
     else
```


```
state <= next_state;</pre>
end
//main Loop
always @(negedge clk_div) begin
  if (state == RESET)begin
  count <= 0;
  next_state <= UP;</pre>
end
else if (en) begin
  case (state)
     UP:
       if (count == max) begin
          next_state <= DOWN;</pre>
          count <= count - 1'b1;</pre>
       end else begin
          count <= count + 1'b1;</pre>
       end
     DOWN:
        if (count == 0) begin
          next_state <= UP;</pre>
           count <= count + 1'b1;</pre>
        end else begin
           count <= count - 1'b1;</pre>
        end
     IDLE:
        next_state <= UP;</pre>
  endcase
end else begin
  next_state <= IDLE;</pre>
end
end
```

```
endmodule
```

endmodule

```
2. Test bench:-
module counter_tb();
reg rst, clk, en;
wire [3:0] count;
Counter_fsm counter(.rst(rst), .clk(clk), .en(en), .count(count));
initial
begin
$monitor(rst, clk, en, count);
clk=1'b0;
forever #5 clk=~clk;
end
initial begin
rst=1'b1;
en = 1'b0;
#20;
rst=1'b0;
#200;
en = 1'b1;
end
```

3. Output:-



4. Waveforms:-

