

SILICE

Sylvain Lefebvre

https://github.com/sylefeb/Silice@sylefeb

hardcoding algorithms on FPGA hardware

Today

Change log

Design highlights



Change Log

Units and Algorithms in Silice



Units and Algorithms in Silice

```
main unit ('entry point')
                 algorithm inside
    unit main(putput uint8 leds)
      algorithm
                                              24 bits counter
         uint24 counter = 0;
 4
        while (1) {
                                               forever
                                                      this becomes a circuit
                   = counter[16,8];
           leds
 6
                                              8 MSB in leds
           counter = counter + 1;
                                              Increment counter
 8
 9
                                                        Blinky!
10
```



Unit structure

all are optional

```
unit main(output uint8 leds)
      uint32 a(0);
                                        declarations
      always_before {
        leds = a[24,8];
                                        always before block
10
      algorithm {
11
12
       while (1) {
13
14
15
         if ( /*...*/ ) {
16
                                        algorithm
18
         } else {
19
           break;
20
21
22
23
24
      always_after {
                                        always after block
25
26
27
```



Shortcut: Algorithm

```
algorithm main(output uint8 leds)
    unit main(output uint8 leds)
                                                             uint24 counter = 0;
      algorithm {
                                                             while (1) {
        uint24 counter = 0;
 4
                                                               counter = counter + 1;
        while (1) {
                                                               leds
                                                                       = counter[16,8];
          leds
                  = counter[16,8];
 6
          counter = counter + 1;
                                                       8
 8
 9
10
```



A second look



```
unit main(output uint8 leds)
      uint32 a(0);
      always_before {
       leds = a[24,8];
10
      algorithm {
11
        while (1) {
12
13
14
          ++:
15
          if ( /*...*/ ) {
16
17
          } else {
18
            break;
19
20
21
22
23
      always_after {
24
25
26
```

One cycle blocks

- One cycle before/after logic
 - Executes entirely within a single cycle
 - No loops, breaks, etc.

```
uint32 a(0);
      always_before {
        leds = a[24,8];
        while (1) {
            break;
24
      always_after {
25
26
```

unit main(output uint8 leds)



Algorithm

Executes across many cycles

```
Silice
```

```
unit main(output uint8 leds)
      uint32 a(0);
       leds = a[24,8];
11
      algorithm {
12
        while (1) {
13
14
          ++:
15
          if ( /*...*/ ) {
16
17
          } else {
18
19
            break;
20
21
```

Best of both worlds

Always logic

Imperative algorithms

Seamlessly combined!!

```
unit main(output uint8 leds)
      uint32 a(0);
      always_before {
        leds = a[24,8];
      algorithm {
12
        while (1) {
13
14
          ++:
15
          if (/*...*/)
          } else {
18
19
            break;
20
      always_after {
26
```



Example



```
{     // stage 0
// ...
} -> { // stage 1
// ...
} -> { // stage 2
}
```

	i	i+1	i+2	i+3	i+4
Stage 0	Α	В	С		
Stage 1		Α	В	С	
Stage 2			Α	В	С



```
uint8 a(0);
 // stage 0
    a = a + 1; \leftarrow when assigned, a is captured in pipeline
} -> { // stage 1
    __display("[1] %d",a);
                                  it now trickles along the pipeline
} -> { // stage 2
    display("[2] %d",a);
```



```
uint8 a(0);
      // stage 0
    a = a + 1;
} -> { // stage 1
    __display("[1] %d",a);
} -> { // stage 2
     _display("[2] %d",a);
```



```
a no longer trickles
```


[1]

```
[2]
             uint8 a(0);
Prevent capture, 🔪
                     // stage 0
as if assigned after
                  a v = a + 1;
              } -> { // stage 1
                  __display("[1] %d",a);
                                                    [2]
              } -> { // stage 2
                  __display("[2] %d",a);
                                                    [2]
                                                    [1]
```



Use case: Pipelined CPU

IceV-swirl





```
unit rv32i cpu swirl(bram port mem,bram port rom)
      // register file, uses two BRAMs to fetch two registers at once
      simple dualport bram int32 xregsA[32] = {pad(0)};
      simple dualport bram int32 xregsB[32] = {pad(0)};
      // decoder + ALU, executes the instruction and tells processor what to do
      decode and ALU swirl exec<reginputs>;
      always {
        { // ==== stage 1
          // capture pc, instr in pipeline
                  = (exec.working | hold) ? pc : rom.addr;
12
                  = (exec.working | hold) ? instr : rom.rdata;
          instr
                    ^^^^^^^^^^^^^^^^ hold if ALU is busy or hazard (c)
          // insert a bubble on a refetch or ALU busy or reset
          bubble = refetch | exec.working | reset;
         xregsA.addr0
                        = Rtype(instr).rs1; xregsB.addr0
                                                             = Rtype(instr).rs2;
          // fetch next instruction
          rom.addr
        } -> { // ==== stage 2
         // give instruction, pc and registers to decoder+ALU
         exec.instr = instr;
          exec.pc
                      = pc;
          // data hazards detection
        } -> { // ==== stage 3
          // memory address from which to load/store
          mem.addr = (exec.n >> 2);
        } -> { // ==== stage 4
         // register write back
         xregsA.wenable1 = ~no rd & ~bubble & ~refetch;
          xregsA.addr1
                          = rd;
          xregsA.wdata1
        // set decoder+ALU inputs, depending on data hazards
        exec.xa = // ...
        exec.xb = // ...
```

Use case: Pipelined CPU

```
Four stages
```

```
unit rv32i cpu swirl(bram port mem,bram port rom)
  // register file, uses two BRAMs to fetch two registers at once
  simple dualport bram int32 xregsA[32] = {pad(0)};
  simple_dualport_bram int32 xregsB[32] = {pad(0)};
  decode and ALU swirl exec<reginputs>;
  always {
    { // ==== stage 1
      // capture pc, instr in pipeline
               = (exec.working | hold) ? pc
                                              : rom.addr;
               = (exec.working | hold) ? instr : rom.rdata;
      instr
                ^^^^^^^^^^^^^^^^ hold if ALU is busy or hazard (c)
      // insert a bubble on a refetch or ALU busy or reset
      bubble = refetch | exec.working | reset;
      xregsA.addr0
                     = Rtype(instr).rs1; xregsB.addr0
                                                          = Rtype(instr).rs2;
      // fetch next instruction
      rom.addr
    } -> { // ==== stage 2
      // give instruction, pc and registers to decoder+ALU
      exec.instr = instr;
      exec.pc
                   = pc;
      // data hazards detection
    } -> { // ==== stage 3
      // memory address from which to load/store
      mem.addr = (exec.n >> 2);
    } -> { // ==== stage 4
      xregsA.wenable1 = ~no rd & ~bubble & ~refetch;
      xregsA.addr1
                       = rd;
      xregsA.wdata1
    // set decoder+ALU inputs, depending on data hazards
    exec.xa = // ...
    exec.xb = // ...
```



Inouts



Change Log

- A lot more features:
 - Genericity! (auto, sameas, widthof)
 - Instantiation time pre-processing
 - → Preprocessor generates the code in context of the instance
 - Python API




Brand new tutorial

https://github.com/sylefeb/Silice/tree/master/learn-silice

FPGA hardware design 101

The most important thing to remember, as you enter these tutorials, is that the code we write describes a *hardware design*. This is <u>not</u> code that will be *executed*. This is code that gets turned into an actual circuitry, composed of FPGA blocks configured and connected together to produce the circuit we described. This is illustrated below, where each block is a configurable FPGA lookup table (LUT) and blue connections are configurable routes between these blocks. In this example all blocks are *synchronous*: they only update their outputs from the inputs when the clock raises. Such blocks are implementing so-called *flip-flops*.



If you want to more explanations about this, please refer my talk about the Doomchip-onice (slide, video). Also checkout my FPGA gate simulator page.

From the illustration we can guess a few things:


• The circuit uses FPGA blocks (or LUTs for Lookup Up Tables), so there is a notion of how big it will become. Complex designs may not fit on smaller FPGAs. This resource usage is fun and often important to optimize an activity often called LUT golfing.



It's also about the designs

- 30+ example projects
 - Most have detailed walkthroughs
- A few highlights ...

https://github.com/sylefeb/Silice/





Driving a Neopixel





Driving a SPIscreen





The ice-v family



jump = (JAL | JALR) | (branch & (j ^ op[0,1])); // comparate



RV32I(M) tiny processors

- dual
- fermata
- conveyor
- swirl

Tiny dual core!
Dual memory interface
Pipelined, basic but small
Pipelined, faster

```
bram <u>int32</u> rA_θ[32]={pad(θ)}; bram <u>int32</u> rB_θ[32]={pad(θ)}
bram int32 rA_1[32]={pad(0)}; bram int32 rB_1[32]={pad(0)};
         instr_0(32h13); uint32 instr_1(32h13);
 uint$addrW$ pc 0($Boot-1$); uint$addrW$ pc 1($Boot-1$);//program
 wint$addrW$ pc plus1 <:: (stage[1,1] ? pc 0 : pc 1) + 1;//r
int32 xa <:: (stage[0,1]^stage[1,1]) ? rA_0.rdata : rA_1.rdata;
 | (exec.storeVal ? exec.val: 32b0) | (exec.load ? loaded : 32b0):
    case 2b00:{loaded = {{24{(~exec.op[2.1])&aligned[ 7.1]}}.aligned[ 0.8]}: ]
    case 2b01:{loaded = {{16{(~exec.op[2,1])&aligned[15,1]}},aligned[0,16]};
  mem.wdata = (stage[1,1] ? rB_0.rdata : rB_1.rdata) << {exec.n[0,2],3b000
    instr 1 - stage[1,1] ? mem.rdata : instr 1;
    pc_1 = stage[1,1] ? mem.addr : pc_1;
    mem.addr = ~exec.working ? (exec.n >> 2) : mem.addr; // vvvvvvv LS
     mem.wenable = ( { { 2{exec.op[0,2]==2b10} }, // mask for SB. SH. S
                      exec.op[0,1] | exec.op[1,1], 1b1 } ) << exec.n[0,2];
    rA 0.wenable = stage[1,1] ? ~exec.no rd : 0
    rA 1.wenable = ~stage[1.1] ? ~exec.no rd : 0:
    mem.addr = exec.jump ? (exec.n >> 2) : pc_plus1;
 rB_1.addr = rA_1.wenable ? exec.write_rd : Rtype(instr_1).rs2
```



PAWSv2 by @rob-ng15

https://github.com/rob-ng15/PAWSv2

- Very complete design for the ULX3S
 - RV32IMAFC dual thread RISC-V
 - FPU, GPU, audio, SDcard, UART, PS/2 keyboard
- Many games!













Current PAW File:





The DMC-1 GPU

• A GPU written in Silice for 1990s games

https://github.com/sylefeb/tinygpus (work in progress)



• See the dedicated talk:

https://www.youtube.com/watch?v=2ZAIIDXoBis





Acknowledgments

Silice is only possible thanks to the community!

- Silice contributors:

rob-ng15, trabucayre, emard, Mesabloo, diadatp, tommythorn, osnr, cbalint13, ttricard, umarcor, juanmard

- Yosys / NextPNR / Edalize / Verilator / Icarus / OpenFPGALoader ...
- ULX3S (Radiona) / IceBreaker (1bitsquared) / ECPIX5 (LambdaConcept) ...
 (many, many other great projects!)
- Easy interop with Verilog, Python (Litex, Migen, Amaranth ...), ...



Thank you!

Getting started: https://github.com/sylefeb/Silice @sylefeb









