



silice

*hardcoding algorithms  
on FPGA hardware*

# Who am I?

@sylefeb

sylvain.lefebvre@inria.fr

- Researcher in Computer Graphics and Additive Manufacturing
- Image and geometry processing
- GPU expertise (20+ years)
- Disclaimer: Quite new to FPGAs! (2+ years)


# Today

Silice goals

A 'flavor' of Silice


One project walkthrough

# FPGA 101



# How to design for FPGAs?

- Using a Hardware Description Language (HDL)
  - Verilog / VHDL
- Using a High Level Synthesis language (HLS)



# Silice goals

- “Quality-of-life” improvements
  - ➔ Groups, generic interfaces
  - ➔ Auto flip-flops
  - ➔ Powerful pre-processor (Lua)
- Make prototyping algorithms easier
  - ➔ Quickly get to POC, refine into efficient design
  - ➔ Use typical control flow (while/break/calls/subroutines)
- Without giving up direct hardware mapping
  - ➔ Cycles and clocks are exposed
  - ➔ Control over how inputs and outputs are registered
  - ➔ 1 variable = 0 or 1 flip-flop (auto-culling)
  - ➔ Typical hardware constructs (always, bindings, ...)



# Silice environment

- Comes with a full, extensible environment
  - IceStick, IceBreaker, ULX3S, ECPIX-5, De10-nano, MojoV3, ...
  - Simulation: Icarus, Verilator (with SDRAM and VGA)  
(Powered by Edalize!)
- Comes with ready to use components:
  - VGA / HDMI, SDRAM controllers, arbiters, UART, OLED
- Lets' get started!

# Algorithms in Silice



# Algorithms in Silice

*main* is your design 'entry point'

*main* inputs/outputs are typically IO pins

```
1  algorithm main(output uint8 leds)
2  {
3      uint24 counter = 0;
4      while (1) {
5          counter = counter + 1;
6          leds = counter[16,8];
7      }
8  }
```

this becomes a circuit

# Software stack

*make icestick*

Silice



*Verilog*

Yosys



NextPNR



FPGA

# Algorithm structure

```
algorithm main(output uint8 leds)
{
    uint32 a(0);
    // ...

    always_before {
        // ...
    }

    always_after {
        // ...
    }

    while (1) {
        // ...
        ++:
        // ...
        if ( /*...*/ ) {
            // ...
        } else {
            break;
        }
    }
}
```

declarations

*always before* block

*always after* block

state machine

all are optional

# Declarations: Variables

- Reset state initialization

`SintN name = C | uninitialized ;`

Signedness  
int or uint

Bitwidth

Constant or keyword *uninitialized*

Examples:

```
uint1 b      = 0;  
int7  val    = - 335;  
int16 xcoord = 5;  
uint19 c     = uninitialized;  
uint6  mo(6b001000);
```

- Power-up initialization: `SintN name( C );`

# Algorithms

Input



Output



```
algorithm increment(input uint8 old,output uint8 new)
{
|  new = old + 1;
|
}
```



Single state

# Algorithms: call

```
algorithm increment(input uint8 old,output uint8 new)
{
  new = old + 1;
}
```

```
algorithm main(output uint8 leds)
{
```

```
  increment inc;
```

← Algorithm instance

```
  uint8 v = 0;
```

```
  (v) <- inc <- (10);
```

← Synchronous call with input/output (3 cycles: startup, exec, wait)

```
  __display("result = %d",v);
```



Display result (simulation, e.g. *make verilator* )

# Algorithms: dot syntax

```
algorithm increment(input uint8 old,output uint8 new)
{
    new = old + 1;
}
```

```
algorithm main(output uint8 leds)
{
    increment inc;

    inc.old = 10;
    () <- inc <- ();
    __display("result = %d",inc.new);
}
```

← Setup the input

← Synchronous call (3 cycles: startup, exec, wait)

↑  
Read the output

# Algorithms: dot syntax

```
algorithm increment(input uint8 old,output uint8 new)
{
|   new = old + 1;
|
}
```



```
algorithm increment(input uint8 old,output uint8 new)
{
|   always {
|       new = old + 1;
|   }
|
}
```



# Algorithms: always and dot syntax

```
algorithm increment(input uint8 old,output uint8 new)
{
    always {
        new = old + 1;
    }
}
```

```
algorithm main(output uint8 leds)
{
    increment inc; ← Algorithm instance

    inc.old = 10; ← Setup the input
    ++:          ← Wait 1 cycle (no startup)
    __display("result = %d",inc.new);
}
```

Result is available

# Algorithms: bindings

```
algorithm increment(input uint8 old,output uint8 new)
{
  always {
    new = old + 1;
  }
}
```

```
algorithm main(output uint8 leds)
{
```

```
  uint8 v_t(0);
```

```
  increment inc1( new :> v_t );
  increment inc2( old <: v_t );
```

Binds *v\_t* to *inc1.new* and *inc2.old*

Two algorithm instances

```
  inc1.old = 10;
```

```
  ++:
```

```
  ++:
```

```
  __display("result = %d",inc2.new);
```

```
}
```



# Groups and interfaces

# Groups and interfaces

- Groups: groups of variables

## Definition

```
group sdram_r16w16_io
{
    uint26 addr      = 0,
    uint1  rw        = 0,
    uint16 data_in   = 0,
    uint8  wmask     = 0,
    uint1  in_valid  = 0,
    uint16 data_out  = uninitialized,
    uint1  done      = 0
}
```

## Usage

```
sdram_r16w16_io sio;

sdram_controller_autoprecharge_r16_w16 sdram(
    sd      <:> sio,
    // ...
);

sio.rw      = 1;
sio.addr    = iter;
sio.data_in = 64h8877665544332211;
sio.wmask   = 8b10101010;
sio.in_valid = 1;
while ( ! sio.done ) { }
```

# Groups and interfaces

- Interfaces: groups of inputs / outputs

```
group sdram_r16w16_io
{
    uint26 addr      = 0,
    uint1  rw        = 0,
    uint16 data_in    = 0,
    uint8  wmask      = 0,
    uint1  in_valid   = 0,
    uint16 data_out   = uninitialized,
    uint1  done       = 0
}
```

```
// interface for user
interface sdram_user {
    output addr,
    output rw,
    output data_in,
    output in_valid,
    output wmask,
    input  data_out,
    input  done,
}
```

```
// interface for provider
interface sdram_provider {
    input  addr,
    input  rw,
    input  data_in,
    input  in_valid,
    input  wmask,
    output data_out,
    output done
}
```

```
algorithm sdram_controller_autoprecharge_r16_w16(
    // interface
    sdram_provider sd,
    // ...
)
```

```
sdram_r16w16_io sio;

sdram_controller_autoprecharge_r16_w16 sdram(
    sd      <:=> sio,
    // ...
);
```

# Groups and interfaces: genericity

```
group sdram_r16w16_io
{
  uint26 addr      = 0,
  uint1  rw        = 0,
  uint16 data_in    = 0,
  uint8  wmask      = 0,
  uint1  in_valid   = 0,
  uint16 data_out   = uninitialized,
  uint1  done       = 0
}
```

```
group sdram_r128w8_io
{
  uint26 addr      = 0,
  uint1  rw        = 0,
  uint8  data_in    = 0,
  uint8  wmask      = 0,
  uint1  in_valid   = 0,
  uint128 data_out  = uninitialized,
  uint1  done       = 0
}
```

```
// interface for user
interface sdram_user {
  output addr,
  output rw,
  output data_in,
  output in_valid,
  output wmask,
  input data_out,
  input done,
}
```

Partial matches are also allowed  
(fewer entries in interface)

# BRAMs and co.

```
algorithm main(output uint$NUM_LEDS$ leds)
{
    bram uint32 mem[256] = { 1,2,3,4,pad(0) }; ← declaration, pad(c) fills the remainder with c

    mem.addr      = 0;
    mem.wenable   = 1; ← write setup
    mem.wdata     = 32hffffffff;

    ++: ← write occurs during cycle
    mem.wenable = 0;
    while (mem.addr < 16) { ← read + display 16 first entries
        __display("mem.rdata[%d] = %h", mem.addr, mem.rdata);
        mem.addr = mem.addr + 1;
    }
}
```

```
mem.rdata[ 0] = ffffffff
mem.rdata[ 1] = 00000002
mem.rdata[ 2] = 00000003
mem.rdata[ 3] = 00000004
mem.rdata[ 4] = 00000000
mem.rdata[ 5] = 00000000
mem.rdata[ 6] = 00000000
mem.rdata[ 7] = 00000000
mem.rdata[ 8] = 00000000
mem.rdata[ 9] = 00000000
mem.rdata[10] = 00000000
mem.rdata[11] = 00000000
mem.rdata[12] = 00000000
mem.rdata[13] = 00000000
mem.rdata[14] = 00000000
mem.rdata[15] = 00000000
- build.v:140: Verilog $finish
```


# There's more

But we have discussed enough to read the projects!

<https://github.com/sylefeb/Silice/tree/master/learn-silice>



# PCM5102 DAC



# Many other projects

# audio\_sdcard\_streamer

# blinky

# bram\_interface

bram wmask

## buttons and leds

divint bare

doomchip

fire-v

# hdmi test

i2s audio

ice-v

# ice40-dynboot

ice40-warmboot

inout

# lcd test

oled\_sdcard\_test

oled\_test

oled\_text

## pipeline sort

sdram memtest

sdram test

terrain

uart e

vga demo

# vga test

vga text buffer

vga wfc

video sdram test

wolfpga

## *ice-v, a tiny Risc-V processor in Silice*

## The DooM-chip


# Thank you!

*I hope you'll find Silice useful*

Getting started: <https://github.com/sylefeb/Silice/>

Thanks to Silice contributors!

robng15, mesabloo, trabucayre, osnr, diadatp, ttricard, umarcor, juanmard




# Wiring operators

`<`: binds the variable as it is changed in the cycle (D)

`<::` binds the variable as it was at the cycle start (Q)



Pay 1 in latency, gain in `F_max`



# Algorithm outputs

Typical, registered output (1 cycle latency)




```
algorithm increment(input uint8 old, output uint8 new)
```

```
algorithm increment(input uint8 old, output! uint8 new)
```



Immediate output (no latency)

# Fine grain control over latencies



<https://github.com/sylefeb/Silice/blob/master/learn-silice/AlgoInOuts.md>

# Case B: example

```
algorithm increment(input uint8 old,output! uint8 new)
{
  always {
    new = old + 1;
  }
}
```



```
algorithm main(output uint8 leds)
{
```

```
  uint8 v_t(0);
```

*beware of combinational cycles!*

```
  increment inc1( new :> v_t );
```

```
  increment inc2( old <: v_t );
```

```
  inc1.old = 10;
```



← no latency (++: not needed)

```
  __display("result = %d",inc2.new);
```

```
}
```

# Control flow rules

```
a = ... ;  
if (...) {  
    b = ... ;  
} else {  
    if (...) {  
        alg <- ();  
    }  
}  
c = ... ;
```

one-cycle block

*always* blocks are required to be one-cycle blocks

```
... cycle i  
while ( ... ) {  
    cycle i+1  
    ...  
    cycle n  
}  
while ( ... ) {  
    cycle n+1  
    ...  
}  
...
```

assuming  
one-cycle

iterates  
every cycle

cycle i

```
a = ... ;
```

```
++;
```

cycle i+1

```
b = ... ;
```

step operator  
(introduces one cycle)



# Control flow rules

cycle i

```
if ( ... ) {  
  ... cycle i  
} else {  
  ... cycle i  
  ++:  
  ... cycle i+1  
}  
... cycle i+1  cycle i+2
```

One branch *not* one-cycle → one cycle after if-then-else

```
while(...) {  
  if (condition) {  
    ...  
  }  
  ++:  
  ...  
  }  
  a = b + 1;  
}
```

} cycle i

} cycle i+1

} cycle i+2

iterates every  
3 cycles


```
while(...) {  
  if (condition) {  
    ...  
  }  
  ++:  
  ...  
  a = b + 1;  
} else {  
  a = b + 1;  
}  
}
```

} cycle i

} cycle i+1

} cycle i

iterates every  
2 cycles



HELLO WORLD FROM FPGA  
THIS IS WRITTEN IN  
MY LANGUAGE FOR FPGA DEVEL  
FUN AND SIMPLE YET POWERFUL  
— Coding Snob —  
  
THIS WAS TESTED ON  
-VERILATOR  
-ICARUS VERILOG  
-MOJO BOARD  
-ICESTICK  
  
HERE ON ICESTICK  
WITH OPEN-SOURCE TOOLS

