

hardcoding algorithms on FPGA hardware

Who am 1? @sylefeb sylvain.lefebvre@inria.fr

Researcher in Computer Graphics and Additive Manufacturing

Image and geometry processing

GPU expertise (20+ years)

• <u>Disclaimer:</u> Quite new to FPGAs! (2+ years)



Today


Silice goals

A 'flavor' of Silice

One project walkthrough



FPGA 101






https://patents.google.com/patent/US4870302A http://www.righto.com/2020/09/reverse-engineering-first-fpga-chip.html

How to design for FPGAs?

- Using a Hardware Description Language (HDL)
 - Verilog / VHDL
- Using a High Level Synthesis language (HLS)



Shorter development cycles



Silice goals

- "Quality-of-life" improvements
 - → Groups, generic interfaces
 - → Auto flip-flops
 - → Powerful pre-processor (Lua)
- Make prototyping algorithms easier
 - → Quickly get to POC, refine into efficient design
 - → Use typical control flow (while/break/calls/subroutines)
- Without giving up direct hardware mapping
 - → Cycles and clocks are exposed
 - → Control over how inputs and outputs are registered
 - → 1 variable = 0 or 1 flip-flop (auto-culling)
 - → Typical hardware constructs (always, bindings, ...)

Silice environment

- Comes with a full, extensible environment
 - IceStick, IceBreaker, ULX3S, ECPIX-5, De10-nano, MojoV3, ...
 - Simulation: Icarus, Verilator (with SDRAM and VGA)
 (Powered by Edalize!)
- Comes with ready to use components:
 - VGA / HDMI, SDRAM controllers, arbiters, UART, OLED

Lets' get started!



Algorithms in Silice



Algorithms in Silice

main is your design 'entry point'

1 algorithm main(output uint8 leds)
2 {
3 uint24 counter = 0;
4 while (1) {
5 counter = counter + 1;
6 leds = counter[16,8];
7 }
8 }


main inputs/outputs are typically IO pins

this becomes a circuit



Software stack

make icestick





Algorithm structure

```
algorithm main(output uint8 leds)
  uint32 a(0);
  always before {
  always_after {
  while (1) {
      if ( /*...*/ ) {
      } else {
        break;
```

declarations

always before block

always *after* block


state machine

all are optional



Declarations: Variables

Reset state initialization



Examples:

```
uint1 b = 0;
int7 val = - 335;
int16 xcoord = 5;
uint19 c = uninitialized;
uint6 mo(6b001000);
```

Power-up initialization: SintN name(C);



Algorithms

```
algorithm increment(input uint8 old,output uint8 new)
{
   new = old + 1;
}
Single state
```



Algorithms: call

```
algorithm increment(input uint8 old,output uint8 new)
 new = old + 1;
algorithm main(output uint8 leds)
                         Algorithm instance
 increment inc;
 uint8 v = 0;
  (v) <- inc <- (10);  Synchronous call with input/output (3 cycles: startup, exec, wait)
   _display("result = %d",v);
```

Display result (simulation, e.g. *make verilator*)



Algorithms: dot syntax

```
algorithm increment(input uint8 old,output uint8 new)
 new = old + 1;
algorithm main(output uint8 leds)
 increment inc;
 __display("result = %d",inc.new);
```

Read the output



Algorithms: dot syntax

```
algorithm increment(input uint8 old,output uint8 new)
{
   new = old + 1;
}
```

```
algorithm increment(input uint8 old,output uint8 new)
{
   always {
      new = old + 1;
   }
}
```



Algorithms: always and dot syntax

```
algorithm increment(input uint8 old,output uint8 new)
 always {
   new = old + 1;
algorithm main(output uint8 leds)
 increment inc;
Algorithm instance
 inc.old = 10; Setup the input
          Wait 1 cycle (no startup)
   _display("result = %d",inc.new);
```

Result is available



Algorithms: bindings

```
algorithm increment(input uint8 old,output uint8 new)
  always {
    new = old + 1;
algorithm main(output uint8 leds)
                                     Binds v_t to inc1.new and inc2.old
  uint8 v_t(0);
  increment inc1( new :> v_t );
                                           Two algorithm instances
  increment inc2( old <:</pre>
  inc1.old = 10;
++:
++:
    _display("result = %d",inc2.new);
```



Groups and interfaces



Groups and interfaces

Groups: groups of variables

Definition

```
group sdram_r16w16_io
  uint26
          addr
                     = 0,
                     = 0,
  uint1
  uint16
         data in
                     = 0,
          wmask
  uint8
                     = 0,
         in valid
                     = 0,
 uint1
 uint16
         data out
                     = uninitialized,
  uint1
          done
                     = 0
```

Usage



Groups and interfaces

• Interfaces: groups of inputs / outputs

```
// interface for user
interface sdram_user {
  output addr,
  output rw,
  output data_in,
  output in_valid,
  output wmask,
  input data_out,
  input done,
}
```

```
// interface for provider
interface sdram provider {
  input
         addr,
 input
         rw,
         data in,
 input
         in valid,
 input
 input
         wmask,
 output
         data out,
 output
         done
```



Groups and interfaces: genericity

```
group sdram r16w16 io
  uint26 addr
                     = 0,
                     = 0.
 uint1
  uint16
          data in
                     = 0.
                     = 0.
  uint8
          wmask
 uint1
          in valid
                     = 0.
  uint16
          data out
                     = uninitialized,
  uint1
          done
                     = 0
```

```
group sdram r128w8 io
 uint26
         addr
                     = 0,
                     = 0,
 uint1
 uint8
         data in
                     = 0.
 uint8
         wmask
                     = 0.
 uint1
         in valid
                     = 0.
 uint128 data out
                     = uninitialized,
 uint1
          done
```

```
// interface for user
interface sdram user {
 output
         addr,
 output
         rw,
 output
         data_in,
 output
         in valid,
 output
         wmask,
 input
         data out,
 input
         done,
```

Partial matches are also allowed (fewer entries in interface)



BRAMs and co.

```
algorithm main(output uint$NUM_LEDS$ leds)
  bram uint32 mem[256] = { 1,2,3,4,pad(0) }; \leftarrow declaration, pad(c) fills the remainder with c
  mem.addr
             = 0:
  mem.wenable = 1;
                                      write setup
  mem.wdata = 32hffffffff;
++:
                                      write occurs during cycle
  mem.wenable = 0;
  while (mem.addr < 16) { read + display 16 first entries
     display("mem.rdata[%d] = %h", mem.addr, mem.rdata);
    mem.addr = mem.addr + 1;
```

```
mem.rdata[ 0] = fffffffff
mem.rdata[ 1] = 00000002
mem.rdata[ 2] = 00000003
mem.rdata[ 3] = 00000004
mem.rdata[ 4] = 00000000
mem.rdata[ 5] = 00000000
mem.rdata[ 6] = 00000000
mem.rdata[ 7] = 00000000
mem.rdata[ 8] = 00000000
mem.rdata[ 9] = 00000000
mem.rdata[ 10] = 00000000
mem.rdata[ 11] = 00000000
mem.rdata[ 12] = 00000000
mem.rdata[ 13] = 00000000
mem.rdata[ 14] = 00000000
mem.rdata[ 15] = 00000000

    build.v:140: Verilog $finish
```



There's more

But we have discussed enough to read the projects!

https://github.com/sylefeb/Silice/tree/master/learn-silice



PCM5102 DAC







Many other projects

audio sdcard streamer blinky bram_interface bram wmask buttons_and_leds divint_bare doomchip fire-v hdmi test i2s_audio ice-v ice40-dynboot ice40-warmboot inout lcd_test

oled_sdcard_test oled test oled text pipeline sort sdram_memtest sdram test terrain uart echo vga demo vga test vga text buffer vga wfc video sdram test wolfpga



ice-v, a tiny Risc-V processor in Silice



The DooM-chip




Thank you!

I hope you'll find Silice useful

Getting started: https://github.com/sylefeb/Silice/

Thanks to Silice contributors!

robng15, mesabloo, trabucayre, osnr, diadatp, ttricard, umarcor, juanmard





Wiring operators

<: binds the variable as it is changed in the cycle (D)</p>

<:: binds the variable as it was at the cycle start (Q)</p>



Pay 1 in latency, gain in F_max





Algorithm outputs


```
algorithm increment(input uint8 old output uint8 new)

algorithm increment(input uint8 old output! uint8 new)

Immediate output (no latency)
```



Fine grain control over latencies



https://github.com/sylefeb/Silice/blob/master/learn-silice/AlgoInOuts.md



Case B: example

```
algorithm increment(input uint8 old,output! uint8 new)
  always {
   new = old + 1;
algorithm main(output uint8 leds)
  uint8 v_t(0);
                               beware of combinational cycles!
  increment inc1( new :> v_t );
  increment inc2( old <: v_t );</pre>
  inc1.old = 10;
                         no latency (++: not needed)
   _display("result = %d",inc2.new);
```



Control flow rules

```
a = ...;
if (...) {
    b = ...;
} else {
    if (...) {
        alg <- ();
    }
}
c = ...;</pre>
one-cycle block
```

always blocks are required to be one-cycle blocks

```
while ( ... ) {
  cycle i+1
  ...
  cycle n
}
while ( ... ) {
  cycle n+1
  ...
}
...
assuming one-cycle
one-cycle
```

```
cycle i

a = ...;

++:

cycle i+1

b = ...;

temporal step operator (introduces one cycle)
```



Control flow rules

One branch *not* one-cycle \rightarrow one cycle after if-then-else

```
while(...) {
    if (condition) {
        ...
        t+:
        ...
        a = b + 1;
        } cycle i
        terates every
        2 cycles
        cycle i
        a = b + 1;
    }
}
```



