FED with Base Address 0x1c000000
Reload Firmware
ReloadFirmware
Reset FEDs
ResetFEDs
Channel Offset
Channel Capacitor Input Output Offset
Control and Mode Registers
Control Registers Transparent Mode Disable Enable Transparent Gate Start by L1A VME or EFT (OPTO Module) Use simulated test-DAC Disable Enable Event number generated by TTC VME L1A triggers from TTCrx Disable Enable EFT Signals from the OPTO Module Disable Enable TTSReady Disable Enable TTSError Disable Enable OUTofSYN Disable Enable
Mode Registers S-Link ① Disable ② Enable Write Spy Memory ② Disable ③ Enable S-Link ③ Let it be, or ② Reset SetControlRegister
Reading FIFO
Read Spy FIFO 1 Spy FIFO 2 Normal Mode Spy FIFO 3 Normal Mode Spy FIFO 3 Normal Mode
Ship Spy FIFO data to
Screen © RUBuilder © File ©
ReadFiFO
Enable FIFO 3
EnableFIFO3
Clock Phases and Delays
Channel 1 Phase 0 Delay 0 SetPhasesDelays