



Halted

Finite State Machine

- ☒ Manual
 - Configuration file for the FED - Transparent Mode ☒ Disable ☐ Enable
 - Transparent Gate Start by ☐ L1A ☒ VME or EFT (OPTO Module)
 - Use simulated test-DAC ☒ Disable ☐ Enable
 - Event number generated by ☐ TTC ☒ VME
 - L1A triggers from TTCrx ☒ Disable ☐ Enable
 - EFT Signals from the OPTO Module ☒ Disable ☐ Enable
 - TTSTReady ☒ Disable ☐ Enable
 - TTSErrror ☒ Disable ☐ Enable
 - OUTofSYN ☒ Disable ☐ Enable
 - S-Link ☐ Disable ☒ Enable
 - Write Spy Memory ☐ Disable ☒ Enable
 - S-Link ☒ Let it be, or ☐ Reset
 - Use Spy FIFO 1 ☐, 2 ☐, or 3 ☒
 - Ship Spy FIFO data to ☒ RUBuilder, ☐ File, or ☐ Screen RUBuilder
- ☐ Calibration
- ☐ Physics

| | | | | | |
|--|-------------------------------------|---|--------------------------------------|---------------------------------------|--------------------------------------|
| Halted | | | | | |
| <input type="button" value="Configure"/> | <input type="button" value="Halt"/> | <input type="button" value="Initialise"/> | <input type="button" value="Pause"/> | <input type="button" value="Resume"/> | <input type="button" value="Start"/> |