



Pixel Front End Driver Supervisor

Version: 3.0

Date: Thu, 11 Jan 2007 14:14:53 GMT

Halted

Finite State Machine

Current State Halted	<input type="text"/> FED Address Map Filename			
	<input type="text"/> FED Configuration Filename			
<input type="button" value="Configure"/>	<input type="button" value="Halt"/>	<input type="button" value="Pause"/>	<input type="button" value="Resume"/>	<input type="button" value="Start"/>

Low Level Commands

Reload Firmware

Channel Offset

Channel	Capacitor Adjust	Input Offset	Output Offset	Offset DAC
<input type="text" value="1"/>	<input type="text" value="0"/>	<input type="text" value="0"/>	<input type="text" value="0"/>	<input type="text"/>

Control and Mode Registers

Control Registers

Transparent Mode ☒ Disable ☐ Enable
 Transparent Gate Start by ☐ L1A ☒ VME or EFT (OPTO Module)
 Use simulated test-DAC ☒ Disable ☐ Enable
 Event number generated by ☐ TTC ☒ VME
 L1A triggers from TTCrx ☒ Disable ☐ Enable
 EFT Signals from the OPTO Module ☒ Disable ☐ Enable
 TTSTReady ☒ Disable ☐ Enable
 TTSErrror ☒ Disable ☐ Enable
 OUTofSYN ☒ Disable ☐ Enable

Mode Registers

S-Link ☐ Disable ☒ Enable
 Write Spy Memory ☐ Disable ☒ Enable
 S-Link ☒ Let it be, or ☐ Reset

Reading FIFO

Read

- Spy FIFO 1 ☐
- Spy FIFO 2 Normal Mode ☐
- Spy FIFO 3 Normal Mode ☒

Ship Spy FIFO data to

- Screen ☒
- RUBuilder ☐
- File ☐

ReadFIFO

Enable FIFO 3

EnableFIFO3

Clock Phases and Delays

Channel Phase Delay SetPhasesDelays