## CSE 340: Computer Architecture

Fall 2024 Quiz 2 (Set A)

Name: ID:	Section:			
Question 1: Multiple Choice (10 marks)				
Please place a cross $(\times)$ across the <b>correct</b> box. the cross $(*)$ and mark your new answer. You can	· ·			
1. The register $x9$ initially contains 71, and $x10$	□ 27			
contains 3. What will be stored in x9 after the operation srl x9, x9, x10?	$\square$ 25			
□ 68	$\square$ 29			
$\Box$ 142	$\square$ 35			
□ 17 □ 8	4. What will be placed in the immediate field for the instruction addi x9, x9, -12?			
2. Registers across RISC-V instruction formats	□ 0000 0000 1100			
are named rs1, rs2 and rd. For the operation sd x9, 96(x22), choose the correct an-	□ 1111 1110 1010			
swer.	□ 1111 1111 0100			
<ul><li>□ rd is set to 9, rs1 is set to 22.</li><li>□ rs1 is set to 96, rd is set to 9.</li></ul>	□ 0000 0000 1011			
$\square$ rs1 is set to 22, rs2 is set to 9.	5. How long is a RISC-V instruction in bits?			
$\square$ rd is set to 96, rs1 is set to 22.	$\square$ 8 bits			
3. The registers r9, r10 and r11 contain the	$\Box$ 16 bits			
numbers 31, 15, and 20 respectively. What will be stored in x9 after the operation	$\square$ 32 bits			

## Question 2 (10 marks)

xor x9, x10, x11?

Write the binary encodings of the following RISC-V instructions. Mention the different sections of the code and their names. The following table has been provided for reference.

1. add x10, x19, x21

3. sd x11, 32(x19)

2. ld x13, 64(x20)

4. or x16, x18, x23

 $\square$  64 bits

Instruction	funct3	funct7	opcode
add	000	0000000	0110011
ld	011	-	0000011
sd	011	-	0100011
or	110	0000000	0110011

## Question 3: Bonus (3 marks)

Store the 32-bit number 0000 0000 1110 1010 0110 0100 0101 0110 in the register  $\tt x10$ .