EECT 7325 Advanced VLSI Design

Project #2 – 21b X 21b Multiplier Design

Introduction

Multiplication is a heavily used arithmetic operation that is prominently used in signal processing and scientific applications. In order to speed up the process of multiplication (multiple number of shifting and adding), Booth's algorithm is used which reduces the number of required partial products in half in turn reducing the hardware and delay required to sum the partial products.

Project Description:

- 21b X 21b multiplier design with emphasis on speed.
- The schematic is designed using the IBM 130 nm process technology
- Input operands are assumed to be positive
- Design is verified using Hspice
- Siliconsmart ACE is used to characterize the cells
- Power and delay found from Primetime
- The design uses Booth-2 algorithm, the partial products are compressed and a combination of carry look ahead adder and carry select adder is used.

Booth-2 Algorithm:

In this algorithm, adjacent pairs of bits of the N-bit multiplier are examined including an implicit bit below the least significant bit ($Yi_{-1} = 0$). These pairs are used to generate the partial products from the multiplicand by either multiplying it by 1 (i.e. no change), multiplying it by 2 (shift left by one bit), multiplying it by -1 (2's complement) or multiplying it by -2(2's complement and shift left by one bit). The recoded digits are shown in Table 1. These partial products are shifted by two bits for each partial product after the first. The product is equal to the sum of these terms. This algorithm reduces the number of partial products from n to n/2 there by improve the speed of the multiplication.

Yi_{+1}	Yi	Yi_{-1}	Recoded
			Digit
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	2
1	0	0	-2
1	0	1	-1
1	1	0	-1
1	1	1	0

Table 1

Architecture:

A high speed 21 bit x 21bit multiplier is designed using Booth 2 algorithm. The block diagram of the complete design is as shown in Figure 1.

The 21bit multiplier is divided into 2 bits of 11 groupings. Each of these groupings is passed into a Recoder, whose output bits corresponding to the operations described in Table 1.Each group of these selection bits are sent to a PPMux block which outputs the appropriate partial product bits based on the selected operation. These partial products are then sign extended. Then the rows of partial products are compressed. The output compressed bits are then added using a high speed, combination of carry look ahead adder and carry select adder to output the final product.





Figure 1

Design of each block:

1) Recoder [Library name: Newone, Cell name: booth]

Recoder block is designed using Table 1. The recoded bits are generated using the corresponding input logic. The complete schematic of the Recoder is as shown below.

The schematic of Recoder:




The symbol view of Recoder:




2) Partial Product Multiplexer (PPMUX) [Library name: Newone, Cell name: PPMUX]

Pass transistor logic is used to form the PPMUX. The recoded bits decide which bits of the multiplicand should be manipulated and then output the corresponding output bits for the partial product. The schematic of the PPMUX is as shown in the figure.

The schematic of the PPMUX:




The symbol view of the PPMUX:




3) ADD block [Library name: Newone, Cell name: addblock]

If the recoded digit is negative, then the 2's complement of the multiplicand should be taken. 2's complement is done by complementing all the bits and adding one to the LSB. The complement operation is done by the PPMUX. An ADD block is designed in order to add a one. The schematic of the ADD block is as shown below.

The schematic of the ADD block:



The symbol view of the ADD block:



4) Compression Block [Library name: Newone, Cell name: compressor]

The generated partial products are then compressed using compressors at every column. All the columns are compressed into 2 columns as shown below in the figure.

													h.d.	tiplicar	d					3	1 v20	v10	x18	v17	v16	v1E	v14	v12	v12	v11	v10	wD.	v0	v7	ve.	vE	wA	w2	v2	2.4
					4									tiplicar tiplier	iū					7			y18																	
													Mul	upner						34	J Y20	y19	ATO	AT1	ÅTO	ÅTD	y14	ÅT2	V12	ATT	y10	γy	yo	y/	yo :	y>:	γ4	уэ	y2	y1
												1st Par	tial F	roduct		x21bar	x21	x21	x21	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	x9	x8	x7	x6	x5	x4	x3	x2	x1
												221101				x21bar		-														_	_							-
																		-				10000	-											-			-			
										2nd Pa	rtial	Product			1	x21bar	x21	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	x9	x8	х7	х6	x5	x4	х3	x2	x1	x0	T
															1	x21bar	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	x9	x8	x7	х6	x5	х4	х3	x2	x1	x0	0	
																																							1	
								3rd Par	rtial	Product			1	x21bar	x21	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	x9	x8	х7	х6	х5	x 4	х3	x2 :	x1	x0			
													1	x21bar	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	х9	x8	х7	х6	x5	х4	хЗ	x2	x1 :	x0	0			
																																					1			L
						4th Pa	rtial	Product			1	x21bar				x19		-				-	x12					х7						x1	1000			_		L
											1	x21bar	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	х9	х8	х7	х6	х5	х4	х3	x2	x1							ļ
									1000			None of						73950				7599													1					
				5th Par	tial F	roduct		1	1	x21bar				x19	10000	x17							x10										1625							ŀ
									1	x21bar	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	x9	х8	х7	хб	х5	х4	х3	x2	x1	x0								H
		Cal- D-					1		-24	-04	- 20	-10	-10	-47	-10	.45	-10	-12	-10	-11	-10				- 2								1							H
		6th Par	tiair	roduct			1	x21bar x21bar				x19 x18		x17 x16		x15 x14							x8				x4		x2									-		H
		1					1	XZIDai	X21	X20	XIS	XTO	XI/	X10	XID	X14	XID	X12	XII	XIU	X9	XO	х7	XD	XS	X4	XO	XZ	XI	XU	1	+		H			-	-		ł
7th Part	ial P	roduct			1	x21bar	v21	v21	v20	x19	v18	x17	v16	x15	v14	x13	v12	v11	v10	v9	v8	v7	х6	v5	vΔ	х3	x2	x1	vΩ		-									t
, con a direct		Todact			100	x21bar			1	x18		x16		x14	1000	x12	1111111	-			10000	100	x5				x1		0											t
					1		7.22												-				1			-			1											t
			1	x21bar	x21	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	х9	x8	x7	х6	x5	x4	х3.	x2	x1	x0		8th	Parti	ial F	rodu	ict		П					İ
			1	x21bar			x19	x18	x17	x16	x15	x14		x12		x10	x9	x8	x7	х6	x5	x4	х3		x1	x0	0													
																											1													
	1	x21bar	x21	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	x9	x8	х7	хб	x5	x4	хЗ	x2	x1	х0				9th	Parti	ial F	rodu	ict							
	1	x21bar	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	x9	x8	x7	х6	x5	x4	х3	x2	x1	x0	0															
		-						1000000	1000	0.000	-	10/30/6	10000	No. Step					1		100				1															
21bar	x21	x21	x20	x19	x18	x17	x16	x15	x14	x13	x12	x11	x10	x9	x8	x7	х6	x5	х4	х3	x2	x1	x0					B	10th	Parti	ial F	rodu	ıct							
(21bar			x19		x17				x13		x11				x7			x4					0													_				
		7,29		, and				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,_,			,,20		,,,,	.,,					,,,,,,	-		1																	
21	x20	v10	x18	v17	x16	v15	v1/1	x13	x12	v11	x10	vO	x8	v7	x6	v5	vΛ	х3	v2	v1	vΩ		-				-		11th	Darti	is I C	rodu	ıct		-	_			+	
	x19		x17		x15				x11		x9		x7		x5			x2											1101	- GIC		1000	,	-	+	\pm	_		+	
20	VID	VIO	X1,	VIO	VID	VIT	VIO	×12	VII	AIO	7 2	AU .	^/	AU .	۸,	^7	7.5	^2	VI		1												-	_	+	+	_	+	+	
							-														-												-	+	+	+		+	-	
A41	A40	V30	A38	A37	V3E	A35	V34	A33	A32	A31	A30	A20	A28	۸27	A26	۸25	A24	V35	۸۵۵	A21	A20	A10	A18	۸17	۸16	۸15	A14	A12	۸12	۸11	۸10	۸۵	ΛQ	۸7 /	A6 A	5	ΛΛ Λ	2 ^	2	۸١
177	HHU	MUD	HJO	HJ/	MJO	MOD	H34	AJJ	HJZ	MOI	HJU	AZJ	MZO	ALI	HZU	AZJ	A24	HZD	MZZ	MZI	AZU	MIA	WTO .	M1/ .	M10	WID !	414	WID !	m12	411	HIU	H.J	HO .	m/ F	IU A	J F	17 A	JA	4 /	
341	B40	D20	B38	D27	DOC	B35	D24	B33	B32	D21	B30	020	B28	D27	026	B25	D24	D22	022	D22	pac	D10	B18	017	016	DIE	014	012	013	011	010	PO	00	27 -	20 0		24 0	2 0	2 0	

The schematic of the compressor block (along with the PPMUX):

The symbol view of the compressor block:

	soft.		ae	
_	x8 x1 x2 x3 x4 x6 x6 x7 x8 x10 x11 x12 x13 x14		A1 A2 A3 A4 A5 A6 A7 A8 A10 A11	⊢
-	x2		A2	┝━┿
•—	xa -		A3	┝━╪
•	X4		A4	H
•	×		AS	H
	200		AND	
	Ca .		48	
_	se .		Äě	┕
	×10		A10	⊢
•	×11		A11	┝━╪
•	×12		A12	┝━┿
•	×15		A13	H
	X14		A14	
	×10		A10	
_	×17		A16 A17 A18	∐
	×18		A18	₩
•	×19		A19	┝━╪
•	xZF		A26	H
	39		A21	
	yı M		AZ2	
_	y2		A23	
	34		A25	╙
-	35		A25	⊢-
•—	y6		A27	⊢⊸∙
•	y7		A28	┝━┿
	×15 ×16 ×18 ×18 ×18 ×19 ×19 ×19 ×19 ×19 ×19 ×19 ×19 ×19 ×19		A16 A22 A23 A23 A25 A26 A26 A26 A26 A26 A26 A26 A26 A26 A26	 •
_	y9		ASS	
	918 944		A37	
	y11	•	A53	
_	y13		A34	∐
-	y14		A35	┝
•	y15		A35	┝━╪
•	y16		A37	┝━┿
•	у17		A38	H t
•	y18		A38	Н.
	y19	•	AAA	
T	yası	compressor	PAR	
			B1	⊢
			82	┝━╪
			B3	┝━┿
			84	H
			85	
			90	
			-	
			89	⊢
			B16	┝━╈
			811	┝━╪
			812	
			813	
			814	
			818	
			B17	Щ
			818	⊢-∔
			B19	⊢-+
			B24	⊢-•
			821	 •
			821 821 822 823	H
			DE24	
			B25	
			B28	$\vdash \vdash$
			B27	⊢⊸
			888	⊢-•
			629	
			B34	 •
1			B31	
			0402	
			B224	
			B54 B35	岸
			834 835 838	Ħ
			834 835 838 837	Ħ
			834 835 838 837 838	Ħ
			834 835 838 837 838 839	
			834 835 838 837 838 839 848	
		·	834 835 838 837 838 839 848 841	

The 21st column has the maximum number of inputs which are 12. So the approximate number of full adders required is given by,

$$N = X_{in} + C_{in} - D$$

Where,

 $X_{in} = Number of inputs to be compressed = 12$


 $C_{in} = Carries$ passed from previous column= n-3 =9

D = Number of drops = 1

So
$$N = X_{in} + C_{in} - D = 20$$

Number of full adders = $\frac{N}{2}$ = 10 Full adders


Zoom-in view of the compressor at 21st bit (12:2 compressor):



Full adder (Mirror adder) [Library name: pro-2 (pro#2d2), Cell name: mir-add (mir#2dadd)]

The full adder is designed using Mirror carry (MC) and Mirror Sum(MS)

The schematic of the full adder:




The symbol of the full adder (mirror adder):



<u>Half adder</u> [Library name: pro-2 (pro#2d2), Cell name: half_adder]

The half adder sum is an XOR of the two bits and the carry is an AND operation. The XOR is implemented using NOR2 + AOI21 combination and the AND is implemented as NAND2+INV.

The schematic of the half adder:




The symbol of the half adder:




5) ADDER (42 bit) [Library name: Adders, Cell name: final_ad]

After Compressing into two rows, a combination of carry look ahead adder and carry select adder is used to obtain the sum of the two generated rows giving the final output.

The schematic of the 42 bit combined carry look ahead adder and carry select adder:




The symbol view of the adder:



Full (2:1) MUX [Library name: Adders, Cell name: full_2:1Mux (full_2#3a1Mux)]

Full 2:1 MUX is used to select the sum and carry bits generated in the carry select adder.


The schematic of the full 2:1 MUX:



The symbol of the full 2:1 MUX:



Final representation of the 21 bit Multiplier [Library name: Newone, Cell name: multiplier]



Circuit Functionality:

The circuit functionality is verified for different input vectors and the output product is verified.

Example: I nput vector1:

X: 1 1111 1111 1111 1111 1111 = 2097151(d)

Y: 1 1111 1111 1111 1111 1111=2097151(d)


Input vectors2:


X:1 0101 0101 0101 0101 0101= 1398101(d)

Y: 0 0000 0000 0000 0000 0010= 2(d)

Output: 101010101010101010101010=2796202(d)

The simulation waveform for different input vectors:





Power and delay found from Primetime:

Delay: 2.15 ns

Power: 5.815 mW

Conclusion:

Successfully designed and implemented a 21b X 21b Multiplier using Cadence Virtuoso in 130nm IBM process technology. This gave me a very good understanding of hardware perspective of a multiplier. Verified its functionality for different input vectors in HSpice and calculated the delay and power of the design using Primetime.