4CS015 Lecture -6

CPU ARCHITECTURE

1.Objectives

- By the end of this session you will be able to:
 - Describe the history of development of the CPU.
 - Explain how cache, pipelines and superscalar operation can improve performance.

1. Objectives

2. History ofComputers3. History

2. History of Computer

Charles Babbage is considered to the father of computer.

- 1. Objectives
- 2. History of Computers
- 3. History


- He designed "**Difference Engine**" in 1822
- He designed a *fully automatic analytical engine* in 1842 for performing basic arithmetic functions
- His efforts established a number of principles that are fundamental to the design of any digital computer

3. History

- First computers programmed by wiring.
- o 1944:
 - EDVAC (Electronic Discrete Variable Automatic Computer) first conceptual stored program computer.
 - Von Neumann, Eckert, & Mauchly.
- o 1948:
 - First (prototype) stored program computer Mark I at Manchester University.
 - Harvard Mark III & IV. Howard Aiken.
 - o Harvard Architecture / fully automatic / controlled by paper tape / reliable / beginning modern computer era.

4. Von Neumann

- 3. History**4.Von Neumann**5. Harvard
- Classic computer architecture.
- Data and program
 instructions stored in same
 memory.
- Fetch-execute cycle.
- Suffers from VonNeumann 'bottleneck'.




5. Harvard

4. Von Neumann5. Harvard6. ModifiedHarvard

Data and programs stored in separate memory areas.

Allows for faster operation.


Simultaneous access of both data and programs Allows data and instruction bus to be diff sizes.



6. Modified Harvard

5.Harvard
6. Modified
Harvard
7.CPU

- Hybrid approach combination of vonNeumann and Harvard
- Single Main Memory for both Data and Program
- Separate High-speed Memory Caches for Data and Instructions
- Simultaneous access of both data and programs from caches



7. CPU

5.Harvard6. ModifiedHarvard7.CPU











Fig: Mother Board

7.CPU

5.Harvard6. ModifiedHarvard7.CPU

- CPU consists of transistors, combined together as gates.
- CPU works in cycles –
 fetch, decode, execute.
- Usually each step handled by different part of CPU.
- Where would adders be found?



7.1 Types of CPU design

7. CPU7.1 Types of CPUdesign

7.2 ExampleArchitecture7.3 ArchitectureBit Sizing

• Accumulator:

• All ALU operations work on data in accumulator (special register).

Stack:

• All ALU operations work on data stored on the stack.


Register-register:

• All ALU operations work on data stored in registers.

7.2 Example Architecture

7. CPU7.1 Types of CPU design7.2 Example

Architecture
7.3 Architecture
Bit Sizing



7.3 Architecture Bit Sizing

- Most CPU's are rated by the number of bits they have:
 - 16 bit (8086).
 - 32 bit (80386).
 - 64 bit (Core 2)

- 7. CPU
- 7.1 Types of CPU design
- 7.2 Example
- Architecture
- 7.3 Architecture Bit Sizing

8. Bus

 A bus is a high-speed internal connection. Buses are used to send control signals and data between the processor and other components.

Three types of bus are used.


- □ Address bus carries memory addresses from the processor to other components such as primary storage and input/output devices. The address bus is *unidirectional*.
- □ **Data bus** carries the data between the processor and other components. The data bus is *bidirectional*.
- □ Control bus carries control signals from the processor to other components. The control bus also carries the clock's pulses. The control bus is *unidirectional*.

8. Bus9. Data Bus10. Register Sizing

9. Data Bus

PC = Program counter.
Register / holds the address
of the current
instruction.

Determines how
 much data can be
 copied from / to
 memory at a time
 (cycle?).



IR = Instruction register. Holds the current instruction while it is executed.

8. Bus

9. Data Bus

10. Register Sizing

EAX,EBX,ECX,EDX: general purpose registers.

ESP: stack pointer (top).

10. Register Sizing EBP: Stack base Pointer. EFLAGS: condition codes. EIP: program counter (instruction pointer).

9. Data Bus10. RegisterSizing11. Address Bus

Registers are the internal 'memory' of a CPU.

They determine the maximum memory that can be addressed (PC).

They determine the size of ALU operations.

Can be 8-bit, 16-bit, 32-bit, 64-bt (or more!)

	HXA	AXL	AX
9 9	BXH	BXL	EX
30	CXH	CXL	CX
	DXH	DXL	DΧ
	SP		
3	BP		
9)	SI		
	DI		
Processor Status			
Instruction Pointer			
CS	DS		
ES	FS		
GS	SS		
	Instruction CS ES	BXH CXH DXH S B B S C Processor Status Instruction Pointer CS D ES F	BXH BXL CXH CXL DXH DXL BXL BXL BXH DXL BXH BXL BXL BXL BX BXL BX BX BX BX BX BX BX BX BX BX BX BX


11.Address Bus

10. Register Sizing11. Address Bus12.Next Steps

Determines how much memory can be accessed.

Matched with program counter

/ pointer



11. Address Bus

 Each 'line' in memory corresponds to a bit in a register (the MAR – memory address register).

```
10. Register Sizing \circ So 8 lines = 8 bits = 2^8 = ??
```

11. Address Bus

12.Next Steps

$$\circ$$
 32 lines = 32 bits = 2³² = 4GB.

$$_{0}$$
 64 lines = 64 bits = 2^{64} = 18.5 EB (exabytes), 1.85×10^{19} bytes

12. Next Steps...

- Late fifties / early sixties number computers available increased rapidly.
- Generally each generation had a different architecture than previous one (enhancements / improvements).
 - Different instruction sets.
 - Machines customised for customers.
- Was this a problem?
- o IBM solution: system 360.

11. Address Bus12.Next Steps13. System 360

13. System 360


12.Next Steps13. System 36014. CISC

- System 360 popularised use of microcode across the 'range'.
 - i.e. same instruction set.
 - Example: Multiplication.
- Any program written for one model would work on all.
- Binary compatibility.



14. CISC - Complex Instruction Set Computer

- o Originally, CPU speed and Memory speed the same.
- o Instructions varied in size, 1-5 words (16 bit).
- Depending on data bus size, could take up to 5 cycles / instruction.
- Decoding may include microcode.
- o CISC designed to make programming easier either for assembly programmer or compiler programmer.



13. System 360

14. CISC

15.Evolution

15. Evolution

14. CISC**15.Evolution**16. Instruction

Usage

- Mid seventies John Cocke @ IBM initiated research on performance of microcoded CPU's.
- 1980 Patterson built on this work, coined term RISC.
- **Conclusions:**
 - Most programs use only small % of available instructions.
 - Microcoded instructions not always best / most efficient way of performing task.

16. Instruction Usage

15.Evolution
16. Instruction
Usage
17. RISC

Instruction type	Usage X86 Us	age(ARM)
Data movement	38% 43°	%
Control flow	22% 239	%
Arithmetic operations	14% 159	%
Comparisons	16% 139	%
Logical operations	6% 5%	
Other	4% 1%	

Which is the most important type of instruction to optimise?

17. RISC - Reduced instruction set computer

- RISC should really be Reduced Complexity Instructions (RCISC)
- Ideal specification:
 - Each instruction executes in one cycle increases processing efficiency.
 - No microcode.
 - All instructions work on registers, except load / store.
 - May need more store as have more instructions.

16. InstructionUsage17. RISC18. RISC v. CISC

18. RISC v. CISC

- o Performance:
- RISC optimises cycles / instruction.
- CISC optimises instructions per program.
- \circ Trade off.

17. RISC

19. Example:

VAX Vs. MIPS

18. RISC v. CISC

o How do we optimise cycle time?

19.Example: VAX Vs. MIPS

18. RISC v. CISC
19. Example:
VAX Vs. MIPS
20. Modern
Enhancements

Description	Value (mean)
VAX CPI	9.9
MIPS CPI	1.7
CPI Ratio (VAX/MIPS)	5.8
Instruction Ratio (MIPS/VAX)	2.2
RISC factor	2.7

- Cycles Per Instruction (CPI): instructions may take one or more cycles to complete.
- VAX CISC architecture. MIPS RISC architecture.
- RISC factor = CPI ratio / Instruction ratio.

20. Modern Enhancements

- 19. Example:VAX Vs. MIPS20. ModernEnhancements21. Clock Speed
- How do we improve cycle times?
- \circ Cycle time = **I-time** + **E-time** where
 - **I-time** = time taken to fetch instruction from memory (or cache).
 - **E-time** time taken by ALU to execute instruction.

21. Clock Speed

- 20. ModernEnhancements21. Clock Speed22. Clock Cycles
- System clock like'heartbeat' for system.
- All system synchronised to clock.
- performs one instruction (or more!) per clock cycle.



22. Clock Cycles


- Cycles measured in Hertz.
- $_{\circ}$ 1 MHz = 1 million cycles/sec.
- 1 GHz = 1,000 million cycles/sec.
- Remember ideal: >1 instruction/cycle!

21. Clock Speed22. Clock Cycles23. Operations(

Original CISC)

23. Operations (Original CISC)

outlet...







2. Decode – take order.



24. Operations


23. Operations(Original CISC)24.Operations25. Cache



25.Cache




24.Operations25. Cache26. Pipeline




- Expensive and high speed memory.
- Speed up memory retrieval.
- Relatively small amount.

25. Cache

24.Operations25. Cache26. Pipeline





knowledgegrah.com


26. Pipeline



25. Cache

26. Pipeline

27. Superscalar



26. Pipeline

- Concept of using each functional unit simultaneously. Theoretically:
 - N stage pipeline = n* increase in speed.
 - Problems in practice? Pipeline Hazards.
 - Instruction 2 operand is the output from Instruction 1. o Stall / read-after-write hazard.
 - Branching.

25. Cache

26. Pipeline

27. Superscalar




27. Superscalar



26. Pipeline 27. Superscalar 28. Pentium pro

units.



Which instructions can **27.** Superscalar be perform simultaneously?

 $\begin{cases}
E = a + b & F \\
= c + d & G = \\
e * f
\end{cases}$

- Concept of adding more functional units.
- Theoretically:
 - N units = N instructions processing in parallel.
 - Problems in practice? **Order of instruction?**

S₁ S4 S2 **S**3 S₅ Write Instruction Operand Instruction decode fetch execution back Common unit unit unit unit Instruction instruction fetch fetch unit. unit Instruction Instruction Write Operand execution decode fetch back unit unit unit unit

26. Pipeline

27. Superscalar

28. Pentium pro

30.Summary

- Storage options (stack, accumulator or register).
- o CISC vs. RISC.
- Modern enhancements (cache, pipelines, superscalar).
- Modern processor examples.

28. Pentium pro29. Pentium 430. Summary