# PRIMEASIA UNIVERSITY

# Lab Assignment

**CSE-403** 

**VLSI** Design

#### **Submitted To**

SHAIYEK MD.BULAND TASLIM

Department of EEE

PRIMEASIA UNIVERSITY

#### **Submitted By**

Md.Soykot

ld: 181-041-042

Department: CSE


Date of Submission: 21-03-2021

Experiment Name: Design a 3 input CMOS NAND Gate

### Truth Table:

input			Output
Α	В	С	Х
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

## Diagram:



#### **MICROWIND:**

