

ABSTRACT

The design is based on a finite state machine (mealy machine) that responds to user input and dispenses the product once the correct amount of money has been inserted and returns change if any.

Deepak Raj (SC21B088) Neelanshu Panigrahi (SC21B131) Kanishk Sunda (SC21B133)


VLSI PROJECT: FPGA-BASED VENDING MACHINE

A vending machine is a type of automated machine that dispenses products such as snacks, drinks, etc. to customers after money or a credit card is inserted into the machine. In this project, we use Verilog HDL to design a vending machine controller on an FPGA board.

The design is based on a finite state machine that responds to user input and dispenses the product once the correct amount of money has been inserted and returns the change if any. The Verilog code includes modules for the state machine, the coin slot (push buttons), and the display(led). The design has been tested on an FPGA board and can be further optimized for real-world implementation.


Theory:

State Diagram:



Note: the numbers used for input and change are in decimal and output in binary. And the product cost is of rupees 15.

How to use it?



From the above picture. We allotted the 2 switches in bottom left as the coin slot right switch being the MSB i.e., we enter 01 for 5rs and 10 for 10rs and 00 for nothing.

The push buttons at the bottom right are used for clock and reset i.e., BTN3 is clock and BTN2 is reset. Remaining push-buttons are not in use.

For the output we use the LEDs that are above the push-buttons, LD3 and LD2 are LSB and MSB for change respectively. The led at the right end is the product i.e., 1 for product delivered and 0 for not delivered.

Verilog Code:

```
Vending Machine.v
               × Vending_Machine_TB.v × vendingX
C:/Users/acer/Desktop/vendingmachine_2/vendingmachine_2.srcs/s
Q 🗎 ← → 🔏 🖥 🛍 🗙 // 🕮 🙃
 1 'timescale lns / lps
 // Company:
     // Engineer:
 5
     // Create Date: 05/04/2023 03:51:50 PM
     // Design Name:
     // Module Name: Vending_Machine
     // Project Name:
     // Target Devices:
10
     // Tool Versions:
11
12
    // Description:
    //
13
    // Dependencies:
14
15
    11
    // Revision:
16
    // Revision 0.01 - File Created
17
18 // Additional Comments:
22
23 - module Vending Machine (
      input clk,
25
       input rst,
26
       input [1:0]in,
27
       output reg out,
28
       output reg[1:0]change
29
    );
30
31 parameter S0 = 2'b00;
32    parameter S1 = 2'b01;
33 | parameter S2 = 2'b10;
34
        reg[1:0] c_state,n_state;
35 🖯 always@(posedge clk)
36 🗦 begin
      if(rst==1)
37 ⊡
38 🖨
          begin
39
              c_state = 2'b00;
              n_state = 2'b00;
40
41
               change = 2'b00;
42 🖨
           end
43
        else
44 🗀
           c_state = n_state;
```

```
43
44 🖒
        c_state = n_state;
45 😑
        case(c state)
46
          S0: // state 0 : Ors
47 🖨
          if(in==2'b00)
48 🖯
              begin
49
                n_state = S0;
50
                  out = 0;
51
                  change = 2'b00;
52 🖨
               end
         else if(in==2'b01)
53 🖯
54 🖨
              begin
55
                  n_state = S1;
                  out = 0;
56
57
                 change = 2'b00;
              end
58 🖨
59 🖨
           else if(in==2'bl0)
60 🖯
             begin
61
                n_state = S2;
62
                 out = 0;
63
                 change = 2'b00;
64 🖨
65
           S1: //state_1 :5rs
66 🖨
           if(in==2'b00)
67 🖯
              begin
68
69
70
                n_state = S0;
                  out = 0;
                 change = 2'b01;
71 🖨
              end
72 🖨
          else if(in==2'b01)
73 🖯
               begin
74
                   n state = S2;
75
                   out = 0;
76
                   change = 2'b00;
77 🖨
                end
78 🖨
            else if(in==2'bl0)
79 🖨
               begin
                  n_state = S0;
80
81
                   out = 1;
82
                  change = 2'b00;
83 🖒
84
            S2: //state 2 :10rs
            if(in==2'b00)
85
86 🖨
                begin
87
                  n_state = S0;
                  out = 0;
88
89 :
                   change = 2'b10;
90 🖒
                end
91 ;
            else if(in==2'b01)
92 🖨
                begin
93
                   n_state = S0;
94
                   out = 1;
95
                   change = 2'b00;
96 🗇
                end
97 🖨
            else if(in==2'b10)
98 🗇
               begin
99
                  n_state = S0;
100
                   out = 1;
101
                   change = 2'b01;
102 🖨
                end
103 🗀
            endcase
104 🖨
        end
105 🖨 endmodule
```


The Testbench:

```
Vending_Machine.v × Vending_Machine_TB.v × vendingXdc.xdc ×
  14
      // Dependencies:
 14 // 2-
15 //
16 // Revision:
17 // Revision 0.01 - File Created
// Additional Comments:
 23 🖨 module Vending_Machine_TB(
 24
25
  26
          reg clk;
 27
28
          reg [1:0] in;
         reg rst;
  29
  30
 31
32
         wire [1:0] change;
  33 🖨
         Vending_Machine uut(
 34
35
         .clk(clk),
          .rst(rst),
  36
          .in(in),
  37
          .out(out),
 37 .out(out),
38 .change(ch
39 .
40 );
41 ...
42 ; initial begin
43    rst = 1;
44    clk = 0;
          .change(change)
  45
      #5 rst = 0;
  46
      in = 1:
       #10 in = 1;
       #14 in = 1;
 49
50
       #6 rst =1;
      #6 rst =0;
       #14 in = 2'b10;
  52
  53
       #25 $finish;
 54 end
55 a
         always #5 clk = ~clk;
 56 ;
57 ⊝ endmodule
cans
```


Simulation:




Behavioural schematic:



Synthesized schematic:



Port Definitions:



Implementation:

```
Vending_Machine.v
                  × Vending Machine TB.v
                                              vendingXdc.xdc
                                           ×
C:/Users/acer/Desktop/vendingmachine_2/vendingmachine_2.srcs/constrs_1/new/vendingXdc.xdc
                    X 📳 🗈 X // I
     ■ ◆ →
                                            1 set property PACKAGE PIN L19 [get ports clk]
 2 | set property PACKAGE_PIN R14 [get ports out]
    set property PACKAGE PIN L20 [get ports rst]
 3 i
 4
    set property PACKAGE_PIN N16 [get ports {change[1]}]
    set property PACKAGE_PIN M14 [get ports {change[0]}]
    set property PACKAGE PIN M20 [get ports {in[1]}]
    set property PACKAGE_PIN M19 [get ports {in[0]}]
    set property IOSTANDARD LVCMOS33 [get ports clk]
 8 1
    set property IOSTANDARD LVCMOS33 [get ports out]
 9
10 :
    set property IOSTANDARD LVCMOS33 [get ports rst]
11 :
    set property IOSTANDARD LVCMOS33 [get ports {change[1]}]
12 set property IOSTANDARD LVCMOS33 [get ports {change[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {in[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {in[0]}]
14
15
    set property CLOCK DEDICATED ROUTE FALSE [get nets clk IBUF]
```