

AVNET EMBEDDED SPECIFICATION.

Datasheet

Sharp LQ035Q1DH01

PREPARED BY: DATE	SHARP	SPEC No.	LCY-W-07201A
		FILE No.	
APPROVED BY: DATE	MOBILE LIQUID CRYSTAL DISPLAY GROUP	ISSUE	Mar.7.2007
	SHARP CORPORATION	PAGE APPLICABLE	Pages 29
	·	MOBILE LCD WUXI SHARI	CHINA DESIGN CENTER
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	SPECIFICATION		
		<u> </u>	
	DEVICE SPECIFICATION for		
	DEVICE SPECIFICATION for TFT LCD Module		
	· ·		
	TFT LCD Module		
	TFT LCD Module $(320 \times RGB \times 240 \text{ dots})$ Model No.		
	TFT LCD Module $(320 \times RGB \times 240 \text{ dots})$ Model No.		
	TFT LCD Module $(320 \times RGB \times 240 \text{ dots})$		
	TFT LCD Module $(320 \times RGB \times 240 \text{ dots})$ Model No.		

□CUSTOMER	L'S APPROVAL	
DATE		
BY		

PRESENTED Ky Gamamoto

YAMAMOTO.KUNIHIKO

GENERAL MANAGER MOBILE LCD CHINA DESIGN CENTER WUXI SHARP

	RECORDS C	F REVISIO	DOC. First issue Model No.	Feb. 5. 2007 LQ035Q1DH0		
DATE	REF,PAGE PARAGRAPH DRAWING No.	REVISED NO.	Spec. No.	LCY-W-07201A CHECK AND APPROVAL		
Feb. 5.2007			First Issue			
Mar.7,2007	29	A	Outline Dimensions change	K. Gamamote		
•						
· .						
		·				
. , , , , , , , , , , , , , , , , , , ,						

NOTICE

This publication is the proprietary of SHARP and is copyrighted, with all rights reserved. Under the copyright laws, no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical for any purpose, in whole or in part, without the express written permission of SHARP. Express written permission is also required before any use of this publication may be made by a third party.

The application circuit examples in this publication are provided to explain the representative applications of SHARP's devices and are not intended to guarantee any circuit design or permit any industrial property right or other rights to be executed. SHARP takes no responsibility for any problems related to any industrial property right or a third party resulting from the use of SHARP's devices, except for those resulting directly from device manufacturing processes.

In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that occur in equipment using any of SHARP's devices, shown in catalogs, data books, etc. Contact SHARP in order to obtain the latest device specification sheets before using any SHARP's device.

SHARP reserves the right to make changes in the specifications, characteristics, data, materials, structures and other contents described herein at any time without notice in order to improve design or reliability. Contact SHARP in order to obtain the latest specification sheets before using any SHARP's device. Manufacturing locations are also subject to change without notice.

Observe the following points when using any device in this publication. SHARP takes no responsibility for damage caused by improper use of the devices.

The devices in this publication are designed for use in general electronic equipment designs, such as:

- Personal computers
- · Office automation
- Telecommunication equipment

- Test and measurement equipment
- · Industrial control
- · Personal Digital Assistant

- Audio visual and multimedia equipment
- · Consumer electronics

The appropriate design measures should be taken to ensure reliability and safety when SHARP's devices are used for equipment such as:

- Transportation control and safety equipment(i.e. aircraft, trains, automobiles, etc.)
- · Traffic signals
- · Gas leakage sensor breakers
- Alarm equipment
- · Various safety devices etc.

SHARP's devices shall not be used for equipment that requires extremely high level of reliability, such as:

- · Military and space applications
- Nuclear power control equipment
- · Medical equipment for life support

Contact a SHARP representative, in advance, when intending to use SHARP's devices for any "specific" applications other than those recommended by SHARP.

Contact and consult with a SHARP representative if there are any questions about the contents of this publication.

1. Applicable Scope

This specification is applicable to TFT-LCD Module "LQ035Q1DH01".

2. General Description

This module is a color active matrix LCD module incorporating amorphous silicon TFT (<u>Thin Film Transistor</u>). It is composed of a color TFT-LCD panel, driver IC, Input FPC, a back light unit and a touch panel. Graphics and texts can be displayed on a 320 × RGB × 240 dots panel with about 262k colors by supplying 18bit data signals (6bit × RGB), four timing signals, 3wires 9bit serial interface signals, logic (Typ. +3.3V), analog (Typ. +3.3V) supply voltages for TFT-LCD panel driving and supply voltage for back light.

3. Mechanical (Physical) Specifications

Item	Specifications	Unit
Screen size	8.8 (3.5" type) diagonal	cm
Active area	70.56 (H) × 52.92 (V)	mm
Divisit forms of	320 (H) × 240 (V)	pixel
Pixel format	1 Pixel = R+G+B dots	-
Pixel pitch	0.2205 (H) × 0.2205 (V)	mm
Pixel configuration	R,G,B vertical stripes	-
Display mode	Normally white	-
Unit outline dimensions *	63.9 (W) × 76.9 (H) × 4.5 (D)	mm
Mass	Approx. 43	g
Surface hardness	2H	-
Surface treatment	Anti glare	-

^{*}The above-mentioned table indicates module sizes without some projections and FPC. For detailed measurements and tolerances, please refer to 19. Outline Dimensions.

4. Input Terminal Names and Functions

Recommendation CN: [HIROSE] FH26G-67S-0.3SHBW(05) or [KYOCERA ELCO] 00 6281 067 2X2 829 +


recomme		: [HIKC	DSE] FH26G-67S-0.3SHBW(05) or [KYOCERA ELCO]	1201 001 2X2 029
Pin No.	Symbol	I/O	Description	Remarks
1	LED_C (-)	-	Power supply for LED (Low voltage)	
2	LED_A(+)	-	Power supply for LED (High voltage)	
3	DGND1	-	Digital Ground	
4	X1	0	Touch Panel Right Electrode	
5	Y2	0	Touch Panel Bottom Electrode	
6	X2	0	Touch Panel Left Electrode	
7	Y1	0	Touch Panel Top Electrode	
8	AGND1	-	Analog Ground	
9	V_{GH}	-	Connect to a Stabilizing capacitor	Note 4
10	C2P	•	Connect a Booster capacitor to C2N	Note 3
11	C2N	-	Connect a Booster capacitor to C2P	Note 3
12	C1P	1	Connect a Booster capacitor to C1N	Note 3
13	C1N	-	Connect a Booster capacitor to C1P	Note 3
14	$V_{\sf GL}$	-	Connect a Stabilizing capacitor to GND	Note 4
15	C3P	-	Connect a Booster capacitor to C3N	Note 3
16	C3N	-	Connect a Booster capacitor to C3P	Note 3
17	AGND2	-	Analog Ground	
18	V _{CIX2}	-	Connect a Stabilizing capacitor to GND	Note 4
19	CYP	-	Connect a Booster capacitor to CYN	Note 3
20	CYN	-	Connect a Booster capacitor to CYP	Note 3
21	V _{CI}	-	Booster input voltage pin	Note 4
22	NC	-	Not connected	Note 1
23	AGND3	-	Analog Ground	
24	V _{CIM}	-	Connect a Stabilizing capacitor to GND	Note 4
25	CXP	-	Connect a Booster capacitor to CXN	Note 3
26	CXN	-	Connect a Booster capacitor to CXP	Note 3
27	ID	0	MFG ID pin	Note 2
28	RESB	I	System reset	
29	DGND2	-	Digital Ground	
30	V_{DDIO}	-	Voltage input pin for logic I/O	
31	V_{CORE}	-	Connect a Stabilizing capacitor to GND	Note 4
32	DGND3	-	Digital Ground	
33	SHUT	I	Sleep mode control	
34	CSB	I	Chip select pin of serial interface	
35	SDI	I	Data input pin in serial mode	
36	SCK	I	Clock input pin in serial mode	
37	V_{DROP}	-	Connect a Stabilizing capacitor	
38	DEN	I	Display enable	
39	B5	I	BLUE data signal(MSB)	
40	B4	I	BLUE data signal	
41	В3	I	BLUE data signal	

			201 111	77201 1 age + c
Pin No.	Symbol	I/O	Description	Remarks
42	B2	I	BLUE data signal	
43	B1	I	BLUE data signal	
44	В0	I	BLUE data signal(LSB)	
45	G5	I	GREEN data signal(MSB)	
46	G4	I	GREEN data signal	
47	G3	I	GREEN data signal	
48	G2	I	GREEN data signal	
49	G1	I	GREEN data signal	
50	G0	I	GREEN data signal(LSB)	
51	R5	I	RED data signal(MSB)	
52	R4	I	RED data signal	
53	R3	I	RED data signal	
54	R2	I	RED data signal	
55	R1	1	RED data signal	
56	R0	I	RED data signal(LSB)	
57	VSYNC	I	Frame synchronization signal	
58	HSYNC	1	Line synchronization signal	
59	DOTCLK	I	Dot-clock signal	
60	CDUM0	-	Connect a Stabilizing capacitor to GND	Note 4
61	DGND4	-	Digital Ground	
62	V _{LCD63}	-	Connect a Stabilizing capacitor to GND	Note 4
63	V _{COMH}	-	Connect a Stabilizing capacitor to GND	Note 4
64	V _{COML}	-	Connect a Stabilizing capacitor to GND	Note 4
65	DGND5	-	Digital Ground	
66	CSVCMP	-	Connect a Stabilizing capacitor to CSVCMN	Note 4
67	CSVCMN	-	Connect a Stabilizing capacitor to CSVCMP	Note 4


Note 1) this pin should be opened.

Note 2) ID is connected to V_{DDIO} via FPC.

Note 3) Booster Capacitors



Note 4) Stabilization and charge sharing Capacitors



5. Absolute Maximum Ratings

. Abbolate Maximum Ratings	-,				
Item	Symbol	Conditions	Rated value	Unit	Remarks
Input voltage	VI	Ta = 25°C	-0.3 ~ V _{DDIO} +0.3	V	Note 1
Logic I/O power supply voltage	V _{DDIO}	Ta = 25°C	-0.3 ~ +4.0	V	
Analog power supply voltage	V _{CI}	Ta = 25°C	AGND-0.3 ~ +5.0	V	
Temperature for storage	Tstg	-	-30 ~ +85	°C	Note 2
Temperature for operation	Topr	-	-10 ~ +70	°C	Note 3
LED input electric current	I _{LED}	Ta = 25°C	35	mA	
LED electricity consumption	P _{LED}	Ta = 25°C	123	mW	

- Note 1) RESB, SHUT, CSB, SDI, SCK, DEN, B5~B0, G5~G0, R5~R0, VSYNC, HSYNC, DOTCLK
- Note 2) Humidity: 80%RH Max. (Ta≦40°C)


Maximum bulb temperature under 39°C (Ta>40°C) See to it that no dew will be condensed.

Note 3) Panel surface temperature prescribes.

(Reliability is examined at ambient temperature of 50°C.)

Note 4) Power consumption of one LED (Ta = 25° C). (use 7 pieces LED)

Ambient temperature and the maximum input are fulfilling the following operating conditions.



Ambient temperature and the maximum input

6. Electrical Characteristics

6-1. TFT LCD Panel Driving

 $Ta = 25^{\circ}C$

It	em	Symbol	Min.	Тур.	Max.	Unit	Remarks
Logic I/O	DC voltage	V _{DDIO}	+2.5	+3.3	+3.6	V	
power supply	DC Current	I _{VDDIO}	-	0.35	0.50	mA	Note 1
Analog	DC voltage	V _{CI}	+2.5 or V _{DDIO}	+3.3	+3.6	V	
power supply	DC Current	I _{VCI}	-	8.5	12.0	mA	Note 1
Permis	sive input	V _{RFVDDIO}	-	-	(100)	mVp-p	Note 2
Ripple	voltage	V _{RFVCI}	-	-	(100)	mVp-p	Note 2
Logic	High	V _{IH}	0.8 V _{DDIO}	-	V _{DDIO}	V	Note 3
Input Voltage	Low	V _{IL}	0	-	0.2 V _{DDIO}	V	Note 3
Logic inp	out Current	I _{IH} / I _{IL}	-1	-	1	μA	Note 3

Note 1) $V_{DDIO} = V_{CI} = +3.3V$

Current situation for I_{VDDIO} : Black & White checker flag pattern

Current situation for I_{CI}: All black pattern

Note 2) $V_{DDIO} = V_{CI} = +3.3V$

Note 3) RESB, SHUT, CSB, SDI, SCK, DEN, B5~B0, G5~G0, R5~R0, VSYNC, HSYNC, DOTCLK

6-2. Register Setting

Reg. #	Register	Data (Gamma 2.2)	Remark
R01 h	Driver output control	2AEF h	
R02 h	LCD drive AC control	0300 h	
R03 h	Power control (1)	7A7E h	
R0B h	Frame cycle control	DC00 h	
R0C h	Power control (2)	0005 h	
R0D h	Power control (3)	0002 h	
R0E h	Power control (4)	2900 h	
R0F h	Gate scan starting Position	0000 h	
R16 h	Horizontal Porch	9F86 h	Note1
R17 h	Vertical Porch	0002 h	Note2
R1E h	Power control (5)	0000 h	
R2E h	3 Gamma	B945 h	
R30 h	Gamma control (1)	0000 h	
R31 h	Gamma control (1)	0707 h	
R32 h	Gamma control (1)	0003 h	
R33 h	Gamma control (1)	0401 h	
R34 h	Gamma control (1)	0307 h	
R35 h	Gamma control (1)	0000 h	
R36 h	Gamma control (1)	0707 h	
R37 h	Gamma control (1)	0204 h	
R3A h	Gamma control (2)	0D0B h	
R3B h	Gamma control (2)	0D0B h	
R40 h	Gamma control (3)	0000 h	
R41 h	Gamma control (3)	0707 h	
R42 h	Gamma control (3)	0003 h	
R43 h	Gamma control (3)	0401 h	
R44 h	Gamma control (3)	0307 h	
R45 h	Gamma control (3)	0000 h	
R46 h	Gamma control (3)	0707 h	
R47 h	Gamma control (3)	0204 h	
R4A h	Gamma control (4)	0D0B h	
R4B h	Gamma control (4)	0D0B h	
R50 h	Gamma control (5)	0000 h	
R51 h	Gamma control (5)	0707 h	
R52 h	Gamma control (5)	0003 h	
R53 h	Gamma control (5)	0401 h	
R54 h	Gamma control (5)	0307 h	
R55 h	Gamma control (5)	0000 h	
R56 h	Gamma control (5)	0707 h	
R57 h	Gamma control (5)	0204 h	
R5A h	Gamma control (6)	0D0B h	
R5B h	Gamma control (6)	0D0B h	

Note 1)

Horizontal Porch (R16h) (POR = 9F86h)


R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB 7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	XL8	XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	0	HBP5	HBP4	нвр3	HBP2	HBP1	HBP0
PC	R	1	0	0	1	1	1	1	1	1	0	0	0	0	1	1	0

XL7-0: Set the number of valid pixel per line.

XL8	XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	No. of pixel per line
0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	0	1	0	3
		:							
		Step = 1							
				:					:
1	0	0	1	1	1	1	1	0	319
1	0	0	1	1	1	1	1	1	320
1	0	1	*	*	*	*	*	*	Reserved
1	1	*	*	*	*	*	*	*	Reserved

HBP5-0: Set the delay period from falling edge of HSYNC signal to first valid data. The pixel data exceed the range set by XL8-0 and before the first valid data will be treated as dummy data.

HBP5	HBP4	нврз	HBP2	HBP1	нвр0	No. of clock cycle of DOTCLK
0	0	0	0	0	0	2
0	0	0	0	0	1	3
0	0	0	0	1	0	4
0	0	0	0	1	1	5
0	0	0	1	0	0	6
0	0	0	1	0	1	7
0	0	0	1	1	0	8
0	0	0	1	1	1	9
0	0	1	0	0	0	10
			:			:
			:			Step = 1
			1			:
1	1	1	1	1	0	64
1	1	1	1	1	1	65




Note 2)

Vertical Porch (R17h) (POR = 0002h)

	R/W	DC	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
	W	1	0	0	0	0	0	0	0	VBP8	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
Г	PC	R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

VBP7-0: Set the delay period from falling edge of VSYNC to first valid line. The line data within this delay period will be treated as dummy line.

VBP8	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	No. of clock cycle of HSYNC
0	0	0	0	0	0	0	0	0	0 (only allow when CAD=0)
0	0	0	0	0	0	0 0 1		1	1
0	0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	0	1	1	3
0	0	0	0	0	0	1	0	0	4
				:		•			÷
				:					Step = 1
				:					:
1	0	0	1	1	1	1	1	0	319
1	0	0	1	1	1	1	1	1	320
1	0	1	*	*	*	*	*	*	Reserved
1	1	*	*	*	*	*	*	*	Reserved



6-3. Back light driving


The back light system has 7 LEDs

[NSSW020B]

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Rated Voltage	V_{BL}	-	22.4	24.5	V	
Rated Current	ΙL	-	20	-	mA	Ta=25°C
Power consumption	WL	1	448	1	mW	

7. Timing characteristics of input signals

7-1. Pixel Clock Timing




Pixel Clock Timing

Characteristics	Symbol	Min	Тур	Max	Units
DOTCLK Frequency	f _{DOTCLK}	-	5.0	8.0	MHz
DOTCLK Period	t _{DOTCLK}	125	200	-	nSec
Vertical Sync Setup Time	tusus	20		-	nSec
Vertical Sync Hold Time	t _{oryh}	20	-	-	nSec
Horizontal Sync Setup Time	theve	20		-	nSec
Horizontal Sync Hold Time	thryh	20	-	-	nSec
Phase difference of Sync Signal Falling Edge	t _{hv}	0	-	320	t _{DOTCLK}
DOTCLK Low Period	tckl	62	-	-	nSec
DOTCLK High Period	t _{CKH}	62	-	-	nSec
Data Setup Time	t _{ds}	40		-	nSec
Data hold Time	t _{dh}	40	-	-	nSec
Reset pulse width	t _{RES}	10	-	-	uSec
Rise / Fall time	t_r / t_f	20	-	100	nSec


Note: External clock source must be provided to DOTCLK pin of SSD2116Z. The driver will not operate if absent of the clocking signal.

7-2. Data Transaction Timing in Normal Operating Mode (262k color)



Characteristics	Symbol	Min	Тур	Max	Unit
DOTCLK Frequency	f _{DOTCLK}	-	5.0	8.0	MHz
DOTCLK Period	t _{DOTCLK}	125	200	-	nSec
Horizontal Frequency (Line)	f_H	-	14.9	-	kHz
Vertical Frequency (Refresh)	f_V	-	60.1	-	Hz
Horizontal Back Porch	t _{HBP}	-	8	-	tDOTCLK
Horizontal Front Porch	t _{HFP}	-	8	-	t _{DOTCLK}
Horizontal Data Start Point	t _{HBP}	-	8	-	tDOTCLK
Horizontal Blanking Period	t _{HBP} + t _{HFP}	-	16	-	tDOTCLK
Horizontal Display Area	HDISP	-	320	-	t _{DOTCLK}
Horizontal Cycle	H_{cycle}	-	336	-	tDOTCLK
Vertical Back Porch	t_{VBP}	-	2	-	Line
Vertical Front Porch	t _{VFP}	-	2	-	Line
Vertical Data Start Point	t _{VBP}	-	2	-	Line
Vertical Blanking Period	$t_{VBP} + t_{VFP}$	-	4	-	Line
Vertical Display Area	VDISP	-	240	-	Line
Vertical Cycle	V_{cycle}	-	244	-	Line

7-3. Synchronization Signals Timing in Power Save Mode (8 color)




Characteristics	Symbol	Min	Тур	Max	Units
DOTCLK Frequency	f _{DOTCLK}	-	5.0	8.0	MHz
DOTCLK Period	tDOTCLK	125	200	-	nSec
Horizontal Frequency (Line)	f _H	-	14.9	-	kHz
Vertical Frequency (Refresh)	f_V	-	60.1	-	Hz
Vertical Partial Back Porch	VPBP	0		239	Line
Vertical Active Area	VPDSP	1	-	240	Line
Vertical Back Porch	t _{VBP}	-	2	-	Line
Vertical Front Porch	t _{VFP}	-	2	-	Line
Vertical Display Area	VDISP	-	240	-	Line
Vertical Cycle	V _{cycle}	-	244	-	Line

Note: When entered to 8-color display mode, the RGB graphic data through the interface pins RR5, GG5 and BB5 are valid within the Vertical Active Area. Data "0" will be displayed outside the Vertical Active Area.

Synchronization Signals Timing in Power Save Mode (8 color)

7-4. V_{GH} Output against SHUT & RESB



VGH Output against SHUT & RESB


Notel: The minimum cycle time of SHUT is 10 + 2 fram	es.
--	-----

Note2: DOTCLK must be provided for boosting of $V_{\rm GH}$. The above timing diagram assumed voltages and DOTCLK are continuous supplied after power on.

Note3: V_{GH} will be forced to V_{GI} at the low stage of \overline{RES} .

Note4: The minimum pulse width of RESET is 10us.

7-5. Power Up Sequence




Characteristics	Symbol	Min	Тур	Max	Units
$ m V_{DDEXT}$ / $ m V_{DDIO}$ on to falling edge of SHUT	tp-shut	1	-	-	μsec
DOTCLK	telk-shut	1	-	-	clk
Falling edge of SHUT to LCD power on	tshut-led	-	-	164	msec
Falling edge of SHUT to display start		-	-	10	frame
1 line: 336 clk	tshut-on				
1 frame: 244 line	tshut-on	-	164	-	msec
DOTCLK = 5.0MHz					

Note1: It is necessary to input DOTCLK before the falling edge of SHUT.

Note2: Display starts at 10th falling edge of VSTNC after the falling edge of SHUT.

7-6. Power Down Sequence



Characteristics	Symbol	Min	Тур	Max	Units
Rising edge of SHUT to display off 1 line: 336 clk	4-14 -66	2	-	-	frame
1 frame: 244 line DOTCLK = 5.0 MHz	tshut-off	32.8	-	-	msec
Input-signal-off to V _{DDEXT} / V _{DDIO} off	toff-vdd	1	-	_	μsec


Note1: DOTCLK must be maintained at lease 2 frames after the rising edge of SHUT.

Note2: Display become off at the 2^{nd} falling edge of VSTNC after the falling edge of SHUT.

 $Note {\bf 3:} \quad \text{If RESET signal is necessary for power down, provide it after the 2-frames-cycle of the SHUT period.}$


7-7. SPI Interface Timing Diagram & Transaction Example (9 bit)

The clock synchronized serial peripheral interface (SPI) using the chip select line (CSB), serial transfer clock line (SCK), serial input data (SDI). The serial data transfer starts at the falling edge of CSB input and ends at the rising edge of CSB. DC bit determinate the data of SDI which is register or data.



Characteristics	Symbol	Min	Тур	Max	Units
Serial Clock Frequency	felk	-	-	20	MHz
Serial Clock Cycle Time	telk	50	-	=	nsec
Clock Low Width	tsl	25	-	-	nsec
Clock High Width	tsh	25	-	-	nsec
Chip Select Setup Time	tess	0	-	-	nsec
Chip Select Hold Time	tesh	10	-	-	nsec
Chip Select High Delay Time	tesd	20	-	-	nsec
Data Setup Time	tds	5	-	-	msec
Data Hold Time	tdh	10	-	-	nsec

7-8. Input Data Signals and Display Position on the screen



Please refer to Input Terminal Names and Functions

8. Input Signals, Basic Display Colors and Gray Scale of Each Color

8. In	put Signa	als, Bas	ic Dis	splay	Colc	ors ar	nd Gr	ay S												1
	Colors &			Date signal R0 R1 R2 R3 R4 R5 G0 G1 G2 G3 G4 G5																
	Gray	Gray	R0	R1	R2	R3	R4	R5	G0	G1	G2	G3	G4	G5	В0	B1	B2	В3	B4	B5
	Scale	Scale	LSB					MSB	LSB					MSB	LSB					MSB
	Black	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	_	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
B	Green	_	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic Color	Cyan	_	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
Col	Red	_	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
or	Magenta	_	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	_	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	_	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	GS0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	仓	GS1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
э̀гау	Darker	GS2	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Sca	Û	\				l			Ψ						\					
ale o	Û	\				L		↓						V						
Gray Scale of Red	Brighter	GS61	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Û	GS62	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red	GS63	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	GS0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
 	Û	GS1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Gray Scale	Darker	GS2	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Sca	Û	V		l		ι ν			ψ					Ψ						
	Û	V			V	L			↓					↓						
of Green	Brighter	GS61	0	0	0	0	0	0	1	0	1	1	1	1	0	0	0	0	0	0
ěn	⊕	GS62	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0
	Green	GS63	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	GS0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	·····································	GS1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
Gra	Darker	GS2	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
y Sc	Daikei û	+		<u> </u>		∟ レ	<u> </u>	<u> </u>			L	L 	<u> </u>	[V					
ale (Ŷ	+									\ \									
Gray Scale of Blue		GS61	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1
3lue	Brighter	GS62	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	↓ Blue	GS63	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	שום	2000							Ŭ					oltog				' '		

0: Low level voltage, 1: High level voltage

9. Optical Characteristics

						<u> </u>		C1 0.0 1
Parai	meter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Viewing angle range (Without Wide View)	Horizontal	θ21	CR>10	-	45	-	deg.	[Note1,4]
		θ22		-	45	ı	deg.	
	Vertical	θ11		-	20	-	deg.	
		θ12		-	55	-	deg.	
Contrast ratio		CR	Optimum viewing angle	100	300	-		[Note2,4]
Response	Rise	Tr	θ=0°	-	30	45	ms	[]
Time	Decay	тd		-	30	45	ms	【Note3,4】
Chromaticity of		х		0.26	0.31	0.36		F2
White		у		0.29	0.34	0.39		【Note4】
Luminance of white		X _{L1}		300	400	-	cd/m²	ILED=20mA 【Note6】
Uniformity		U		70	80		%	[Note5]

^{*} The optical characteristics measurements are operated under a stable luminescence (ILED = 20mA) and a dark condition. (Refer to Fig.9-1)





Fig.9-1 Optical characteristics measurement method

[Note 1] Definitions of viewing angle range




[Note 2] Definition of contrast ratio

The contrast ratio is defined as the following

Contrast ratio (CR) = $\frac{\text{Luminance (brightness) with all pixels white}}{\text{Luminance (brightness)}}$ Luminance (brightness) with all pixels black

[Note 3] Definition of response time

The response time is defined as the following figure and shall be measured by switching the input signal for "Black" and "White"




[Note 4] This shall be measured at center of the screen.

LCY-W-07201 Page 22 of 29

[Note 5] Definition of Uniformity

$$Uniformity = \frac{Minimum \, Brightness}{Maximum \, Brightness} \times 100 \, (\%)$$

The brightness should be measured on the 9-point as shown in the right figure.



[Note 6] This shall be measured on the 9-point as shown in the right figure.

Luminance of white =
$$\frac{\text{Summation of the 9 - point Brightness}}{9}$$

10. Touch panel characteristics

Parameter	Min.	Тур.	Max.	Unit	Remark
Input voltage	-	5.0	7.0	>	
Resistor between terminals(XL-XR)	260	615	1,200	Ω	Provisional
Resistor between terminals(YU-YD)	160	400	800	Ω	specification
Line linearity(X direction)	-	-	1.5	%	
Line linearity(Y direction)	-	-	1.5	%	
Insuration resistance	20	-	-	ΜΩ	at DC25V
Minimum tension for detecting	-	-	0.8	Ν	

Note) For use of finger input

11. Handling of modules

- 11-1. Inserting the FPC into its connector and pulling it out
- 1) Be sure to turn off the power supply and the signals when inserting or disconnecting the cable.
- 2) Please insert for too much stress not to join FPC in the case of insertion of FPC.

11-2. About handling of FPC

- 1) The bending radius of the FPC should be more than 1.4mm, and it should be bent evenly.
- 2) Do not dangle the LCD module by holding the FPC, or do not give any stress to it.

11-3. Mounting of the module

- 1) The module should be held on to the plain surface. Do not give any warping or twisting stress to the module.
- 2) Please consider that GND can ground a modular metal portion etc. so that static electricity is not charged to a module.
- 3) Design guidance for touch panel (T/P)
 - a) Example of housing design
 - (1) If a consumer will put a palm on housing in normal usage, care should be taken as follows.
 - (2) Keep the gap, for example 0.3 to 0.7mm, between bezel edge and T/P surface. The reason is to avoid the bezel edge from contacting T/P surface that may cause a "short" with bottom layer. (See Fig.11-3-1)
 - (3) Insertion a cushion material is recommended.
 - (4) The cushion material should be limited just on the busbar insulation paste area. If it is over the transparent insulation paste area, a "short" may be occurred.
 - (5) There is one where a resistance film is left in the T/P part of the end of the pole.

 Design to keep insulation from the perimeter to prevent from mis-operation and so on.

- b) Mounting on display and housing bezel
 - (1) In all cases, the T/P should be supported from the backside of the Plastic.
 - (2) Do not to use an adhesive-tape to bond it on the front of T/P and hang it to the housing bezel.
 - (3) Never expand the T/P top layer (PET-film) like a balloon by internal air pressure. The life of the T/P will be extremely short.
 - (4) Top layer, PET, dimension is changing with environmental temperature and humidity. Avoid a stress from housing bezel to top layer, because it may cause "waving".
 - (5) The input to the touch panel sometimes distorts touch panel itself.




Fig.11-3-1

11-4. Cautions in assembly / Handling pre cautions

As the polarizer can be easily scratched, be most careful in handling it.

- 1) Work environments in assembly.
 - Working under the following environments is desirable:
- a) Implement more than $1M\Omega$ conductive treatment (by placing a conductive mat or applying conductive paint) on the floor or tiles.
- b) No dusts come in to the working room. Place an adhesive, anti-dust mat at the entrance of the room.
- c) Humidity of 50 to 70% and temperature of 15 to 27°C are desirable.
- d) All workers wear conductive shoes, conductive clothes, conductive fingerstalls and grounding belts without fail.
- e) Use a blower for electrostatic removal. Set it in a direction slightly tilt downward so that each Module can be well subjected to its wind. Set the blower at an optimum distance between the blower and the module.
- 2) How the remove dust on the polarizer
- a) Blow out dust by the use of an N2 blower with antistatic measures taken. Use of an ionized air Gun is recommendable.
- b) When the panel surface is soiled, wipe it with soft cloth.
- 3) In the case of the module's metal part (shield case) is stained, wipe it with a piece of dry, soft cloth.

 If rather difficult, give a breath on the metal part to clean better.

- 4) If water dropped, etc. remains stuck on the polarizer for a long time, it is apt to get discolored or cause stains. Wipe it immediately.
- 5) As a glass substrate is used for the TFT-LCD panel, if it is dropped on the floor or hit by something hard, it may be broken or chipped off.
- 6) Since CMOS LSI is used in this module, take care of static electricity and take the human earth into consideration when handling.

11-5. Others

1) Regarding storage of LCD modules, avoid storing them at direct sunlight-situation.

You are requested to store under the following conditions:

(Environmental conditions of temperature/humidity for storage)

a) Temperature: 0 to 40°C

b) Relative humidity: 95% or less

As average values of environments (temperature and humidity) for storing, use the following control guidelines:

Summer season: 20 to 35° C, 85° or less Winter season: 5 to 15° C, 85° or less If stored under the conditions of 40° C and 95° RH, cumulative time of storage must be less than 240 hours.

- 2) If stored at temperatures below the rated values, the inner liquid crystal may freeze, causing cell destruction. At temperatures exceeding the rated values for storage, the liquid crystal may become isotropic liquid, making it no longer possible to come back to its original state in some cases.
- 3) If the LCD is broken, do not drink liquid crystal in the mouth. If the liquid crystal adheres to a hand or foot or to clothes, immediately cleanse it with soap.
- 4) If a water drop or dust adheres to the polarizer, it is apt to cause deterioration. Wipe it immediately.
- 5) Be sure to observe other caution items for ordinary electronic parts and components.
- If local pressure joins T/P surface for a long time, it will become the cause of generating of Newton's ring.

12. Reliability test items

No.	Test item	Conditions				
1	High temperature storage test	Ta = 85°C 240h				
2	Low temperature storage test	Ta = -30°C 240h				
3	High temperature & high humidity operation test	Ta = 40°C; 95%RH 240h (No condensation)				
4	High temperature operation test	Ta = 70°C 240h (The panel temp. must be less than 50°C)				
5	Low temperature operation test	Ta = -10°C 240h				
6	Vibration test (non- operating)	Frequency range: 10 to 55Hz Stroke: 1.5mm Sweep time: 1minutes Test period: 2 hours for each direction of X,Y,Z				
7	Shock test	Direction: ±X, ±Y, ±Z, Time: Third for each direction. Impact value: 980m/s², Action time 6ms				
8	Thermal shock test	Ta=-10°C to 70°C /10 cycles (30 min) (30min)				
9	Point activation test (Touch panel)	Hit it 100,000 times with a silicon rubber. Hitting force: 2.4 N Hitting speed: 2 times per second				
10	Electro static discharge test	$\pm 200 \text{V} \cdot 200 \text{pF}(0\Omega)$ to Terminals(Contact) (1 time for each terminals) $\pm 4 \text{kV} \cdot 150 \text{pF}(330\Omega)$ to Housing bezel or T/P(Contact) $\pm 8 \text{kV} \cdot 150 \text{pF}(330\Omega)$ to Housing bezel or T/P(in Air)				

[Note] Ta = Ambient temperature, Tp = Panel temperature

[Check items]

(a)Test No.1 to No.8

In the standard condition, there shall be no practical problems that may affect the display function.

(b)Test No.9

The measurements after the tests are satisfied "10 Touch panel characteristics".

13. Display Grade

The standard regarding the grade of color LCD displaying modules should be based on the delivery inspection standard.

14. Delivery Form

14-1. Carton storage conditions

1) Carton piling-up: Max 8 rows

2) Environments

Temperature: 0~40°C

Humidity: 65% RH or less (at 40°C)

There should be no dew condensation even at a low temperature and high humidity.

3) Packing form: As shown in 16. LCD module packing carton

*Cartons are weak against damp, and they are apt to be smashed easily due to the compressive pressure applied when piled up. The above environmental conditions of temperature and humidity are set in consideration of reasonable pile-up for storage.


14-2. Packing composition

Name	quantity	Note	
Carton size	1	575×360×225 (mm)	
Tray	12	Material: Electrification prevention polypropylene	
(The number of Module)	120	12 unit/tray: 120 unit/carton	
Electrification prevention bag	0	Material: Electrification prevention polyethylene	
	2	680mm(length)×500mm(depth)×50µm(thin)	


Carton weight (120 modules): Approx. 9.8kg

15. Lot No. marking

The lot No. will be indicated on individual labels. The location is as shown Indication Label




16. LCD module packing carton




17. Others

- 1 Disassembling the module can cause permanent damage and you should be strictly avoided.
- 2 Please be careful that you don't keep the screen displayed fixed pattern image for a long time, since retention may occur.
- 3 If you pressed down a liquid crystal display screen with your finger and so on, the alignment disorder of liquid crystal will occur. And then It will become display fault.
 - Therefore, be careful not to touch the screen directly, and to consider not stressing to it.
- 4 If any problem arises regarding the items mentioned in this specification sheet or otherwise, it should be discussed and settled mutually in a good faith for remedy and/or improvement.

18. Sticking position of insulated tape in Soldering area



Notice: Do not stick out of the edge of FPC.





AVNET EMBEDDED OFFICES.

DENMARK

Avnet Embedded Avnet Nortec A/S Ellekær 9 2730 Herlev

Phone: +45 3678 6250 Fax: +45 3678 6255

denmark@avnet-embedded.eu

FINLAND

Avnet Embedded Avnet Nortec Oy Tiilenpolttajankuja 3 A B 1720 Vantaa

Phone: +358 207 499260 Fax: +358 942 597446 finland@avnet-embedded.eu

FRANCE

Avnet Embedded Avnet EMG France SA Immeuble 154, Parc Chene 2 5, allée du General Benoist 69000 Bron

Phone: +33 4 72 81 02 30 Fax: +33 4 72 81 02 34

axess-bron@avnet-embedded.eu

Avnet Embedded Avnet EMG France SA 4, rue de la Couture Bâtiment Milan, BP 20209 94518 Rungis Cedex Phone: +33 1 49 78 88 88 Fax: +33 1 49 78 88 89

axess-rungis@avnet-embedded.eu Avnet Embedded Avnet EMG France SA

ZA la Hallerais le Semiramis 2, allée du Communel 35770 Vern sur Seiche Phone: +33 2 99 77 37 02 Fax: +33 2 99 77 33 38

axess-rennes@avnet-embedded.eu

GERMANY (AUSTRIA, CZECH REPUBLIC, HUNGARY, POLAND, SWITZERLAND)

Avnet Embedded Avnet EMG GmbH Gruber Straße 60c 85586 Poing Phone: +49 8121 775 500 Fax: +49 8121 775 550

poing@avnet-embedded.eu

Avnet Embedded

Avnet EMG GmbH

Lötscher Weg 66 41334 Nettetal Phone: +49 8121 775 500 Fax: +49 8121 775 550 nettetal@avnet-embedded.eu

ITALY (PORTUGAL, SPAIN)

Avnet Embedded Avnet EMG Italy SRL Via Manzoni, 44 20095 Cusano Milanino Phone: +39 02 66092 1 Fax: +39 02 66092 498 milano@avnet-embedded.eu

NETHERLANDS (BELGIUM, LUXEMBOURG)

Avnet Embedded Avnet B.V. Takkebijsters 2 4802 BL Breda Phone: +31 76 5722400 Fax: +31 76 5722404 benelux@avnet-embedded.eu

SWEDEN (NORWAY)

Avnet Embedded Avnet Nortec AB Esplanaden 3 D 172 67 Sundbyberg Phone: +46 8 564 725 50 Fax: +46 8 760 01 10 sweden@avnet-embedded.eu

UNITED KINGDOM (IRELAND)

Avnet Embedded Avnet EMG Ltd. Pilgrims Court, 15/17 West Street Reigate, Surrey, RH2 9BL

Phone: +44 1737 227800 Fax: +44 1737 243872 uk@avnet-embedded.eu

All trademarks and logos are the property of their respective owners. This document provides a brief overview only and is not intended to be complete or binding offer. Product information, including information related to a product's specifications, uses or conformance with legal or other requirements, is obtained by Avnet from its suppliers or other sources deemed reliable and is provided by Avnet on an "As Is" basis. Avnet makes no representation as to the accuracy or completeness of the product information and Avnet disclaims all representations, warranties and liabilities under any theory with respect to the product information, including any implied warranties of merchantability. fitness for a particular purpose, title and/or nonrefringement. All product information is subject to change without notice.

LOCAL AVNET EMBEDDED BUSINESSES:





