	DR. BABASAHEB AMBEDKAR TECHNOLOGICAL UNIVERSITY,	LONERE	
	Regular Summer 2024		
	Course: B. Tech. Branch: Electronics and Computer Engineering Ser	mester :VI	
	Subject Code & Name: BTECOE604A VLSI Design		
	Max Marks: 60 Date:21/06/2024 Duration	n: 3 Hr.	
	<ol> <li>Instructions to the Students:         <ol> <li>All the questions are compulsory.</li> <li>The level of question/expected answer as per OBE or the Course Outcowhich the question is based is mentioned in () in front of the question.</li> <li>Use of non-programmable scientific calculators is allowed.</li> <li>Assume suitable data wherever necessary and mention it clearly.</li> </ol> </li> </ol>		
		(Level/CO)	Marks
Q. 1	Solve Any Two of the following.		12
<b>A</b> )	Explain Ids and Vds characteristics of depletion and enhancement type mosfet.	CO1	6
<b>B</b> )	Explain CMOS Inverter analysis and design. Implement a three-input NOR gate using CMOS logic.	CO4	6
<b>C</b> )	Explain pass transistor logic with neat diagram.Implement NAND and NOR gate using PTL.	CO2	6
Q.2	Solve Any Two of the following.		12
<b>A</b> )	Design stick diagram for:  i) F= (A.B)+C  ii) F= A+B+C	CO2	6
<b>B</b> )	What is Stick Diagram? What are the uses of Stick diagram.Draw the stick diagram and layout for CMOS inverter.	CO2	6
<b>C</b> )	Differentiate between NMOS,CMOS and Bi CMOS inverters.	CO1	6
	No.		
Q. 3	Solve Any Two of the following.		12
A)	Explain transmission gate with its symbol.Implement NOR gate using TG.	CO2	6
<b>B</b> )	Explain Pseudo nMOS Logic, Dynamic CMOS LOGIC and clocked CMOS logic.	CO1	6
C)	Explain different alternate gate circuits.	CO2	6
Q.4	Solve Any Two of the following.		12
<b>A</b> )	Explain twin tub process for CMOS fabrication.	CO1	6
<b>B</b> )	With neat diagram explain different operating regions for a MOS transistor.	CO1	6

Q. 5 Solve Any Two of the following.  A) Explain about different programmable elements in FPGA architectures. CO5  B) Implement the following functions using PLA.  A(x,y,z) = ∑m(1,2,4,6) B(x,y,z) = ∑m(0,1,6,7) C(x,y,z) = ∑m(2,6)  C) Write about the following i) Transistor-transistor Logic (TTL) ii) Emitter – coupled Logic (ECL) iii) CMOS Logic  *** End ***	C)	Give the subsystem design considerations of a four-bit adder.	CO3/CO4	
B) Implement the following functions using PLA. $A(x,y,z) = \sum m(1,2,4,6)  B(x,y,z) = \sum m(0,1,6,7)  C(x,y,z) = \sum m(2,6)$ C) Write about the following i) Transistor-transistor Logic (TTL) ii) Emitter – coupled Logic (ECL) iii) CMOS Logic  *** End ***	Q. 5	Solve Any Two of the following.		1
$A(x,y,z) = \sum m(1,2,4,6)  B(x,y,z) = \sum m(0,1,6,7)  C(x,y,z) = \sum m(2,6)$ $C)  \text{Write about the following} \qquad \qquad CO4$ $i)  \text{Transistor-transistor Logic (ECL)}$ $ii)  \text{Emitter - coupled Logic (ECL)}$ $iii)  \text{CMOS Logic}$ $***  \text{End}  ***$	<b>A</b> )	Explain about different programmable elements in FPGA architectures.	CO5	
C) Write about the following i) Transistor-transistor Logic (TTL) ii) Emitter – coupled Logic (ECL) iii) CMOS Logic  *** End ***	<b>B</b> )	Implement the following functions using PLA.	CO4	
i) Transistor-transistor Logic (TTL) ii) Emitter – coupled Logic (ECL) iii) CMOS Logic  *** End ***		$A(x,y,z) = \sum m(1,2,4,6)$ $B(x,y,z) = \sum m(0,1,6,7)$ $C(x,y,z) = \sum m(2,6)$		
ii) Emitter – coupled Logic (ECL) iii) CMOS Logic  *** End ***	C)	Write about the following	CO4	
iii) CMOS Logic  *** End ***		i) Transistor-transistor Logic (TTL)		
*** End ***		ii) Emitter – coupled Logic (ECL)		
03. No. i.j.		iii) CMOS Logic	.Cı	
R.S. 248.161.250 2024.06.21 03:40:553		*** End ***		