

# Readme : RISC-V Assembler

Praneeth Chamarthi && Gona Sanjana

October 3, 2024

## 1 Project Structure

```
1 project_root/
2   Assembler/
3     src/
4       main.cpp
5       simulator.cpp
6       instruction.cpp
7       memory.cpp
8       register_file.cpp
9     include/
10      simulator.h
11      instruction.h
12      memory.h
13      utils.h
14      register_file.cpp
15    tests/
16      unit/
17        arithmetic.s
18        logical.s
19        shift.s
20      integration/
21        bubblesort.s
22        fibonacci.s
23        function_calls.s
24      edge_cases/
25        division.s
26        overflow.s
27        shifts.s
28      Error Hanadling/
29        invalid_instructions.s
30        invalid_jumps.s
31        memory_access.s
32    docs/
33      report.pdf
34    scripts/
35      load_input.sh
36    input/
37      input.s
38      input.hex
39    Makefile
40    README.md
```

## 2 File Descriptions

### 2.1 Source Files (src/)

- **main.cpp**: Main program file to run the simulator.
- **memory.cpp**: Implementation of memory management functions like read and write functions
- **register\_file.cpp**: Implementation of register file functions used for printing the registers.
- **instruction.cpp**: Implementation of instruction decoding and execution.

## 2.2 Header Files (include/)

- **simulator.h**: Main Header file for the simulator class.
- **instruction.h**: Declaration used for instruction handling.
- **memory.h**: Declaration used for memory management.
- **register\_file.h**: Declaration used for register printing, reading and writing.

## 2.3 Assembler (Assembler/)

- **Assembler**: This sub directory is used to encode the given input.s file when we run load input.s command in the terminal console of my Simulator.

## 2.4 Test Files (tests/)

- **Unit tests**: Test individual instruction formats (e.g., register number lookup, R-type instruction parsing).
- **Integration tests**: Test complete simulator with data section lookup, label parsing and jumps.
- **Edge case tests**: Verify simulator behavior with overflow conditions and division by 0.
- **Error Handling tests**: Verifies the simulator behaviour when there is an error in the input file

# 3 Usage Instructions

### 1. Compilation:

```
1 make
2
```

This will compile the simulator and create the executable in the **bin/** directory and the created object will be present in **obj** directory

### 2. Running the Simulator:

```
1 make run
2
```

This command will execute the created executable file and displays user interactive simulator console

### 3. Cleaning the Project:

```
1 make clean
2
```

This removes all generated files, including object files and the executable.

# 4 Input and Output

- **Input**: Place your RISC-V assembly code in **input/input.s**.
- **Output**: The simulator outputs the results of execution to the console, including register states and memory contents.

# 5 Testing

The **tests/** directory contains various test files:

- Unit tests validate individual components of the simulator.
- Integration tests check the simulator's performance on complete programs.
- Edge case tests ensure the simulator handles extreme scenarios correctly.