

FIFO



December 10, 2025

Jay Convertino

# Contents

|   |          |
|---|----------|
| <b>1 Usage</b>                          | <b>2</b> |
| 1.1 Introduction . . . . .              | 2        |
| 1.2 Dependencies . . . . .              | 2        |
| 1.2.1 fusesoc_info Depenecies . . . . . | 2        |
| 1.3 In a Project . . . . .              | 2        |
| <b>2 Architecture</b>                   | <b>2</b> |
| <b>3 Building</b>                       | <b>3</b> |
| 3.1 fusesoc . . . . .                   | 3        |
| 3.2 Source Files . . . . .              | 3        |
| 3.2.1 fusesoc_info File List . . . . .  | 3        |
| 3.3 Targets . . . . .                   | 4        |
| 3.3.1 fusesoc_info Targets . . . . .    | 4        |
| 3.4 Directory Guide . . . . .           | 4        |
| <b>4 Simulation</b>                     | <b>5</b> |
| 4.1 iverilog . . . . .                  | 5        |
| 4.2 cocotb . . . . .                    | 5        |
| <b>5 Module Documentation</b>           | <b>6</b> |
| 5.1 fifo . . . . .                      | 7        |
| 5.2 fifo_ctrl . . . . .                 | 11       |
| 5.3 fifo_pipe . . . . .                 | 15       |
| 5.4 tb_cocotb verilog . . . . .         | 19       |
| 5.5 tb_cocotb python . . . . .          | 23       |
| 5.6 tb_fifo . . . . .                   | 26       |

# **1 Usage**

## **1.1 Introduction**

Standard FIFO with multiple options. The FIFO uses a similar interface to the Xilinx FIFO. It also emulates the Xilinx FIFO bugs and all. This is NOT dependent on Xilinx FPGA's and can be used on any FPGA supporting the Verilog block ram style primitive.

## **1.2 Dependencies**

The following are the dependencies of the cores.

- fusesoc 2.X
- iverilog (simulation)
- cocotb (simulation)

### **1.2.1 fusesoc\_info Dependencies**

- dep
  - AFRL:utility:helper:1.0.0
  - AFRL:ram:dc\_block\_ram:1.0.0
  - AFRL:simple:holdbuffer:1.0.0
- dep\_tb
  - AFRL:simulation:fifo\_stimulator
  - AFRL:simulation:clock\_stimulator
  - AFRL:utility:sim\_helper

## **1.3 In a Project**

Simply use this core between a sink and source devices. This buffer data from one bus to another. Check the code to see if others will work correctly.

# **2 Architecture**

This FIFO is made for three modules. They are the FIFO pipe, FIFO control, and dual clock RAM. The combination of these three provide the FIFO module. Having it made this way allows for future modules

to be customized and brought in to change the FIFO's behavior. The current modules emulate the Xilinx FIFO IP core available in Vivado 2018 and up.

FIFO pipe creates a set of pipeline registers for the data interfaces. This helps fix timing issues in the core and pipeline depth can be changed via parameters.

FIFO control is the heart of the core when it comes to how it responds. The logic in the core is designed to emulate the Xilinx FIFO IP.

Dual clock RAM is a universal block RAM core.

Please see 5 for more information.

## 3 Building

The FIFO core is written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section. Linting is performed by the lint target using verible.

### 3.1 fusesoc

Fusesoc is a system for building FPGA software without relying on the internal project management of the tool. Avoiding vendor lock in to Vivado or Quartus. These cores, when included in a project, can be easily integrated and targets created based upon the end developer needs. The core by itself is not a part of a system and should be integrated into a fusesoc based system. Simulations are setup to use fusesoc and are a part of its targets.

### 3.2 Source Files

#### 3.2.1 fusesoc\_info File List

- src
  - src/fifo.v
  - src/fifo\_ctrl.v
  - src/fifo\_pipe.v
- tb
  - 'tb/tb\_fifo.v': 'file\_type': 'verilogSource'
- tb\_cocotb

- 'tb/tb\_cocotb.py': 'file\_type': 'user', 'copyto': '.'
- 'tb/tb\_cocotb.v': 'file\_type': 'verilogSource'
- constr
  - 'tool\_vivado ? (constr/fifo\_constr.tcl)': 'file\_type': 'SDC'

### 3.3 Targets

#### 3.3.1 fusesoc\_info Targets

- default
 

Info: Default for IP intergration.
- lint
 

Info: Lint with Verible
- sim
 

Info: Constant data value with file check.
- sim\_rand\_data
 

Info: Feed random data input with file check
- sim\_rand\_ready\_rand\_data
 

Info: Feed random data input, and randomize the read ready on the output. Perform output file check.
- sim\_8bit\_count\_data
 

Info: Feed a counter data as input, perform file check.
- sim\_cocotb
 

Info: Cocotb unit tests

### 3.4 Directory Guide

Below highlights important folders from the root of the directory.

1. **docs** Contains all documentation related to this project.
  - **manual** Contains user manual and github page that are generated from the latex sources.
2. **src** Contains source files for the core
3. **tb** Contains test bench files for iverilog and cocotb
  - **cocotb** testbench files

## 4 Simulation

There are a few different simulations that can be run for this core.

### 4.1 iverilog

All simulation targets that do NOT have cocotb in the name use a verilog test bench with verilog stimulus components. These all read in a file and then write a file that has been processed by the FIFO. Then the input and output file are compared with a MD5 sum to check that they match. If they do not match then the test has failed. All of these tests provide fst output files for viewing the waveform in the there target build folder.

### 4.2 cocotb

To use the cocotb tests you must install the following python libraries.

```
$ pip install cocotb  
$ pip install cocotbext-fifo
```

Then you must use the cocotb sim target. In this case it is sim\_cocotb. This target can be run with various bus and fifo parameters.

```
$ fusesoc run --target sim_cocotb AFRL:buffer:fifo  
    ↳ :1.2.0 --BUS_WIDTH=8 --FIFO_DEPTH=32
```

The following is an example command to run through various parameters without typing them one by one.

```
$ for i in {1..32}; do sleep 5; export RY=$((RANDOM  
    ↳ %32+1)); fusesoc run --target sim_cocotb AFRL:  
    ↳ buffer:axis_fifo:1.0.0 --BUS_WIDTH=$i --  
    ↳ FIFO_DEPTH=$RY; echo "BUS_WIDTH:" $i "FIFO_DEPTH:  
    ↳ "$RY; done
```

## 5 Module Documentation

There is a single async module for this core.

- **FIFO** FIFO will buffer data from input to output.
- **FIFO\_PIPE** FIFO\_PIPE will provide a pipeline for timing issues.
- **FIFO\_CONTROL** FIFO\_CONTROL emulates the Xilinx FIFO IP interface and its behavior.
- **FIFO\_COOTB PYTHON** Cocotb python test bench.
- **FIFO\_COOTB VERILOG** Cocotb verilog wrapper.

The next sections document the modules.

# **fifo.v**

---

## **AUTHORS**

---

**JAY CONVERTINO**

---

## **DATES**

---

**2021/06/29**

---

## **INFORMATION**

---

### **Brief**

---

Wrapper to tie together fifo\_ctrl, fifo\_mem, and fifo\_pipe. Emulates Xilinx FIFO core.

### **License MIT**

---

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## **fifo**

---

```
module fifo #(
    parameter FIFO_DEPTH
        =
        256,
    parameter BYTE_WIDTH
        =
        1,
    parameter COUNT_WIDTH
        =
        8,
    parameter
```

```

FWFT
=
@,
parameter
RD_SYNC_DEPTH
=
@,
parameter
WR_SYNC_DEPTH
=
@,
parameter
DC_SYNC_DEPTH
=
@,
parameter
COUNT_DELAY
=
1,
parameter
COUNT_ENA
=
1,
parameter
DATA_ZERO
=
@,
parameter
ACK_ENA
=
@,
parameter
RAM_TYPE
=
"block"
)

(
input
rd_clk,
input
rd_rstn,
input
rd_en,
output
rd_valid,
output
[(BYTE_WIDTH*8)-1:0]
rd_data,
output
rd_empty,
input
wr_clk,
input
wr_rstn,
input
wr_en,
output
wr_ack,
input
[(BYTE_WIDTH*8)-1:0]
wr_data,
output
wr_full,
input
data_count_clk,
input

```

```

    data_count_rstn,
  output
    [COUNT_WIDTH:0]
  data_count
)

```

Wrapper to tie together fifo\_ctrl, fifo\_mem, and fifo\_pipe.

## Parameters

|                                   |   |
|-----------------------------------|---|
| <b>FIFO_DEPTH</b><br>parameter    | Depth of the fifo, must be a power of two number(divisible aka 256 = 2^8). Any non-power of two will be rounded up to the next closest.                 |
| <b>BYTE_WIDTH</b><br>parameter    | How many bytes wide the data in/out will be.  |
| <b>COUNT_WIDTH</b><br>parameter   | Data count output width in bits. Should be the same power of two as fifo depth(256 for fifo depth... this should be 8).                                 |
| <b>FWFT</b><br>parameter          | 1 for first word fall through mode. 0 for normal.   |
| <b>RD_SYNC_DEPTH</b><br>parameter | Add in pipelining to read path. Defaults to 0.  |
| <b>WR_SYNC_DEPTH</b><br>parameter | Add in pipelining to write path. Defaults to 0.   |
| <b>DC_SYNC_DEPTH</b><br>parameter | Add in pipelining to data count path. Defaults to 0.  |
| <b>COUNT_DELAY</b><br>parameter   | Delay count by one clock cycle of the data count clock. Set this to 0 to disable (only disable if read/write/data_count are on the same clock domain!). |
| <b>COUNT_ENA</b><br>parameter     | Enable the count output.  |
| <b>DATA_ZERO</b><br>parameter     | Zero out data output when enabled.  |
| <b>ACK_ENA</b><br>parameter       | Enable an ack when data is requested.   |
| <b>RAM_TYPE</b><br>parameter      | Set the RAM type of the fifo.   |

## Ports

|  |  |
|--|--|
| <b>rd_clk</b><br>input                           | Clock for read data                                      |
| <b>rd_rstn</b><br>input                          | Negative edge reset for read.                            |
| <b>rd_en</b><br>input                            | Active high enable of read interface.                    |
| <b>rd_valid</b><br>output                        | Active high output that the data is valid.               |
| <b>rd_data</b><br>output [(BYTE_WIDTH* 8)- 1:0]  | Output data  |
| <b>rd_empty</b><br>output [(BYTE_WIDTH* 8)- 1:0] | Active high output when read is empty.                   |
| <b>wr_clk</b><br>input [(BYTE_WIDTH* 8)- 1:0]    | Clock for write data                                     |
| <b>wr_rstn</b><br>input [(BYTE_WIDTH* 8)- 1:0]   | Negative edge reset for write                            |
| <b>wr_en</b><br>input [(BYTE_WIDTH* 8)- 1:0]     | Active high enable of write interface.                   |
| <b>wr_ack</b>                                    | Active high when enabled, that data write has been done. |

|  |   |
|--|---|
| <code>output [(BYTE_WIDTH* 8)- 1:0]</code> |   |
| <code>wr_data</code>                       | Input data  |
| <code>input [(BYTE_WIDTH* 8)- 1:0]</code>  |   |
| <code>wr_full</code>                       | Active high output that the FIFO is full.             |
| <code>output [(BYTE_WIDTH* 8)- 1:0]</code> |   |
| <code>data_count_clk</code>                | Clock for data count                                  |
| <code>input [(BYTE_WIDTH* 8)- 1:0]</code>  |   |
| <code>data_count_rstn</code>               | Negative edge reset for data count.                   |
| <code>input [(BYTE_WIDTH* 8)- 1:0]</code>  |   |
| <code>data_count</code>                    | Output that indicates the amount of data in the FIFO. |
| <code>output [COUNT_WIDTH:0]</code>        |   |

## INSTANTIATED MODULES

---

### **pipe**

Pipe for data sync/clock issues.

### **control**

Block RAM control, so it will act like a FIFO.

### **inst\_dc\_block\_ram**

Block RAM

# **fifo\_ctrl.v**

---

## **AUTHORS**

---

**JAY CONVERTINO**

---

## **DATES**

---

**2021/06/29**

---

## **INFORMATION**

---

### **Brief**

---

Control block for fifo operations, emulates xilinx fifo.

### **License MIT**

---

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## **fifo\_ctrl**

---

```
module fifo_ctrl #(
    parameter FIFO_DEPTH
        =
        256,
    parameter BYTE_WIDTH
        =
        1,
    parameter ADDR_WIDTH
        =
        1,
    parameter
```

```

COUNT_WIDTH
=
1,
parameter
GREY_CODE
=
1,
parameter
COUNT_DELAY
=
1,
parameter
COUNT_ENA
=
1,
parameter
ACK_ENA
=
0,
parameter
FWFT
=
0
)

(
input
rd_clk,
input
rd_rstn,
input
rd_en,
output
[ADDR_WIDTH-1:0]
rd_addr,
output
rd_valid,
output
rd_mem_en,
output
rd_empty,
input
wr_clk,
input
wr_rstn,
input
wr_en,
output
[ADDR_WIDTH-1:0]
wr_addr,
output
wr_ack,
output
wr_mem_en,
output
wr_full,
input
data_count_clk,
input
data_count_rstn,
output
[COUNT_WIDTH:0]
data_count
)

```

Control block for fifo operations, emulates xilinx fifo.

## Parameters

|                                 |   |
|---------------------------------|---|
| <b>FIFO_DEPTH</b><br>parameter  | Depth of the fifo, must be a power of two number(divisible aka $256 = 2^8$ ). Any non-power of two will be rounded up to the next closest.              |
| <b>BYTE_WIDTH</b><br>parameter  | How many bytes wide the data in/out will be.  |
| <b>ADDR_WIDTH</b><br>parameter  | Width of the RAM address bus to write data to.  |
| <b>COUNT_WIDTH</b><br>parameter | Data count output width in bits. Should be the same power of two as fifo depth(256 for fifo depth... this should be 8).                                 |
| <b>GREY_CODE</b><br>parameter   | RAM address uses grey code instead of linear addressing.  |
| <b>COUNT_DELAY</b><br>parameter | Delay count by one clock cycle of the data count clock. Set this to 0 to disable (only disable if read/write/data_count are on the same clock domain!). |
| <b>COUNT_ENA</b><br>parameter   | Enable the count output.  |
| <b>ACK_ENA</b><br>parameter     | Enable ack on write.  |
| <b>FWFT</b><br>parameter        | 1 for first word fall through mode. 0 for normal.   |

## Ports

|   |  |
|---|--|
| <b>rd_clk</b><br>input                            | Clock for read data                                      |
| <b>rd_rstn</b><br>input                           | Negative edge reset for read.                            |
| <b>rd_en</b><br>input                             | Active high enable of read interface.                    |
| <b>rd_addr</b><br>output [ADDR_WIDTH- 1:0]        | Address to read data from in RAM.                        |
| <b>rd_valid</b><br>output [ADDR_WIDTH- 1:0]       | Active high output that the data is valid.               |
| <b>rd_mem_en</b><br>output [ADDR_WIDTH- 1:0]      | Active high enable to read from RAM.                     |
| <b>rd_empty</b><br>output [ADDR_WIDTH- 1:0]       | Active high output when read is empty.                   |
| <b>wr_clk</b><br>input [ADDR_WIDTH- 1:0]          | Clock for write data                                     |
| <b>wr_rstn</b><br>input [ADDR_WIDTH- 1:0]         | Negative edge reset for write                            |
| <b>wr_en</b><br>input [ADDR_WIDTH- 1:0]           | Active high enable of write interface.                   |
| <b>wr_addr</b><br>output [ADDR_WIDTH- 1:0]        | Address to write data to in RAM.                         |
| <b>wr_ack</b><br>output [ADDR_WIDTH- 1:0]         | Active high when enabled, that data write has been done. |
| <b>wr_mem_en</b><br>output [ADDR_WIDTH- 1:0]      | Active high enable to write to RAM.                      |
| <b>wr_full</b><br>output [ADDR_WIDTH- 1:0]        | Active high output that the FIFO is full.                |
| <b>data_count_clk</b><br>input [ADDR_WIDTH- 1:0]  | Clock for data count                                     |
| <b>data_count_rstn</b><br>input [ADDR_WIDTH- 1:0] | Negative edge reset for data count.                      |

**data\_count** Output that indicates the amount of data in the FIFO.  
**output** [COUNT\_WIDTH:0]

# **fifo\_pipe.v**

---

## **AUTHORS**

---

**JAY CONVERTINO**

---

## **DATES**

---

**2021/06/29**

---

## **INFORMATION**

---

### **Brief**

---

Pipe fifo signals to help with timing issues, if they arise.

### **License MIT**

---

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## **fifo\_pipe**

---

```
module fifo_pipe #(
    parameter RD_SYNC_DEPTH = 0,
    parameter WR_SYNC_DEPTH = 0,
    parameter DC_SYNC_DEPTH = 0,
    parameter
```

```

BYTE_WIDTH
=
1,
parameter
DATA_ZERO
=
0,
parameter
COUNT_WIDTH
=
1
)
(
input
rd_clk,
input
rd_rstn,
input
rd_en,
input
rd_valid,
input
[(BYTE_WIDTH*8)-1:0]
rd_data,
input
rd_empty,
output
r_rd_en,
output
r_rd_valid,
output
[(BYTE_WIDTH*8)-1:0]
r_rd_data,
output
r_rd_empty,
input
wr_clk,
input
wr_rstn,
input
wr_en,
input
wr_ack,
input
[(BYTE_WIDTH*8)-1:0]
wr_data,
input
wr_full,
output
r_wr_en,
output
r_wr_ack,
output
[(BYTE_WIDTH*8)-1:0]
r_wr_data,
output
r_wr_full,
input
data_count_clk,
input
data_count_rstn,
input
[COUNT_WIDTH:0]
data_count,
output
[COUNT_WIDTH:0]

```

```

    r_data_count
)

```

Pipe fifo signals to help with timing issues, if they arise.

### Parameters

|                                   |   |
|-----------------------------------|---|
| <b>BYTE_WIDTH</b><br>parameter    | How many bytes wide the data in/out will be.  |
| <b>COUNT_WIDTH</b><br>parameter   | Data count output width in bits. Should be the same power of two as fifo depth(256 for fifo depth... this should be 8). |
| <b>RD_SYNC_DEPTH</b><br>parameter | Add in pipelining to read path. Defaults to 0.  |
| <b>WR_SYNC_DEPTH</b><br>parameter | Add in pipelining to write path. Defaults to 0.   |
| <b>DC_SYNC_DEPTH</b><br>parameter | Add in pipelining to data count path. Defaults to 0.  |
| <b>DATA_ZERO</b><br>parameter     | Zero out data output when enabled.  |

### Ports

|  |  |
|--|--|
| <b>rd_clk</b><br>input                             | Clock for read data  |
| <b>rd_rstn</b><br>input                            | Negative edge reset for read.  |
| <b>rd_en</b><br>input                              | Active high enable input of read interface.                                  |
| <b>rd_valid</b><br>input                           | Active high output input that the data is valid.                             |
| <b>rd_data</b><br>input [(BYTE_WIDTH* 8)- 1:0]     | Output data input  |
| <b>rd_empty</b><br>input [(BYTE_WIDTH* 8)- 1:0]    | Registered Active high output when read is empty.                            |
| <b>r_rd_en</b><br>output [(BYTE_WIDTH* 8)- 1:0]    | Registered Active high enable of read interface.                             |
| <b>r_rd_valid</b><br>output [(BYTE_WIDTH* 8)- 1:0] | Registered Active high output that the data is valid.                        |
| <b>r_rd_data</b><br>output [(BYTE_WIDTH* 8)- 1:0]  | Registered Output data   |
| <b>r_rd_empty</b><br>output [(BYTE_WIDTH* 8)- 1:0] | Active high output when read is empty.                                       |
| <b>wr_clk</b><br>input [(BYTE_WIDTH* 8)- 1:0]      | Clock for write data   |
| <b>wr_rstn</b><br>input [(BYTE_WIDTH* 8)- 1:0]     | Negative edge reset for write  |
| <b>wr_en</b><br>input [(BYTE_WIDTH* 8)- 1:0]       | Active high enable of write interface, feed into register.                   |
| <b>wr_ack</b><br>input [(BYTE_WIDTH* 8)- 1:0]      | Active high when enabled, that data write has been done, feed into register. |
| <b>wr_data</b><br>input [(BYTE_WIDTH* 8)- 1:0]     | Input data, feed into register.  |
| <b>wr_full</b><br>input [(BYTE_WIDTH* 8)- 1:0]     | Active high output that the FIFO is full, feed into register.                |
| <b>r_wr_en</b>                                     | Register Active high enable of write interface.                              |

```
    output [(BYTE_WIDTH* 8)- 1:0]
r_wr_ack
    output [(BYTE_WIDTH* 8)- 1:0]
r_wr_data
    output [(BYTE_WIDTH* 8)- 1:0]
r_wr_full
    output [(BYTE_WIDTH* 8)- 1:0]
data_count_clk
    input [(BYTE_WIDTH* 8)- 1:0]
data_count_rstn
    input [(BYTE_WIDTH* 8)- 1:0]
data_count
    input [COUNT_WIDTH:0]
```

Register Active high when enabled, that data write has been done.

Register Input data

Register Active high output that the FIFO is full.

Clock for data count

Negative edge reset for data count.

Output that indicates the amount of data in the FIFO.

# **tb\_cocotb.v**

---

## **AUTHORS**

---

**JAY CONVERTINO**

---

## **DATES**

---

**2024/12/10**

---

## **INFORMATION**

---

### **Brief**

---

Test bench wrapper for cocotb

### **License MIT**

---

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## **tb\_cocotb**

---

```
module tb_cocotb #(
    parameter FIFO_DEPTH = 256,
    parameter BYTE_WIDTH = 1,
    parameter COUNT_WIDTH = 8,
    parameter
```

```

FWFT
=
0,
parameter
RD_SYNC_DEPTH
=
8,
parameter
WR_SYNC_DEPTH
=
8,
parameter
DC_SYNC_DEPTH
=
0,
parameter
COUNT_DELAY
=
1,
parameter
COUNT_ENA
=
1,
parameter
DATA_ZERO
=
0,
parameter
ACK_ENA
=
1,
parameter
RAM_TYPE
=
"block"
)

(
input
rd_clk,
input
rd_rstn,
input
rd_en,
output
rd_valid,
output
[(BYTE_WIDTH*8)-1:0]
rd_data,
output
rd_empty,
input
wr_clk,
input
wr_rstn,
input
wr_en,
output
wr_ack,
input
[(BYTE_WIDTH*8)-1:0]
wr_data,
output
wr_full,
input
data_count_clk,
input

```

```

    data_count_rstn,
  output
    [COUNT_WIDTH:0]
  data_count
)

```

Wrapper to interface with dut, FIFO

### Parameters

|                                   |   |
|-----------------------------------|---|
| <b>FIFO_DEPTH</b><br>parameter    | Depth of the fifo, must be a power of two number(divisible aka 256 = 2^8). Any non-power of two will be rounded up to the next closest.                 |
| <b>BYTE_WIDTH</b><br>parameter    | How many bytes wide the data in/out will be.  |
| <b>COUNT_WIDTH</b><br>parameter   | Data count output width in bits. Should be the same power of two as fifo depth(256 for fifo depth... this should be 8).                                 |
| <b>FWFT</b><br>parameter          | 1 for first word fall through mode. 0 for normal.   |
| <b>RD_SYNC_DEPTH</b><br>parameter | Add in pipelining to read path. Defaults to 0.  |
| <b>WR_SYNC_DEPTH</b><br>parameter | Add in pipelining to write path. Defaults to 0.   |
| <b>DC_SYNC_DEPTH</b><br>parameter | Add in pipelining to data count path. Defaults to 0.  |
| <b>COUNT_DELAY</b><br>parameter   | Delay count by one clock cycle of the data count clock. Set this to 0 to disable (only disable if read/write/data_count are on the same clock domain!). |
| <b>COUNT_ENA</b><br>parameter     | Enable the count output.  |
| <b>DATA_ZERO</b><br>parameter     | Zero out data output when enabled.  |
| <b>ACK_ENA</b><br>parameter       | Enable an ack when data is requested.   |
| <b>RAM_TYPE</b><br>parameter      | Set the RAM type of the fifo.   |

### Ports

|  |  |
|--|--|
| <b>rd_clk</b><br>input                           | Clock for read data                                      |
| <b>rd_rstn</b><br>input                          | Negative edge reset for read.                            |
| <b>rd_en</b><br>input                            | Active high enable of read interface.                    |
| <b>rd_valid</b><br>output                        | Active high output that the data is valid.               |
| <b>rd_data</b><br>output [(BYTE_WIDTH* 8)- 1:0]  | Output data  |
| <b>rd_empty</b><br>output [(BYTE_WIDTH* 8)- 1:0] | Active high output when read is empty.                   |
| <b>wr_clk</b><br>input [(BYTE_WIDTH* 8)- 1:0]    | Clock for write data                                     |
| <b>wr_rstn</b><br>input [(BYTE_WIDTH* 8)- 1:0]   | Negative edge reset for write                            |
| <b>wr_en</b><br>input [(BYTE_WIDTH* 8)- 1:0]     | Active high enable of write interface.                   |
| <b>wr_ack</b>                                    | Active high when enabled, that data write has been done. |

|  |   |
|--|---|
| <code>output [(BYTE_WIDTH* 8)- 1:0]</code> |   |
| <code>wr_data</code>                       | Input data  |
| <code>input [(BYTE_WIDTH* 8)- 1:0]</code>  |   |
| <code>wr_full</code>                       | Active high output that the FIFO is full.             |
| <code>output [(BYTE_WIDTH* 8)- 1:0]</code> |   |
| <code>data_count_clk</code>                | Clock for data count                                  |
| <code>input [(BYTE_WIDTH* 8)- 1:0]</code>  |   |
| <code>data_count_rstn</code>               | Negative edge reset for data count.                   |
| <code>input [(BYTE_WIDTH* 8)- 1:0]</code>  |   |
| <code>data_count</code>                    | Output that indicates the amount of data in the FIFO. |
| <code>output [COUNT_WIDTH:0]</code>        |   |

## INSTANTIATED MODULES

---

### dut

---

Device under test,fifo

# **tb\_cocotb.py**

---

## **AUTHORS**

---

**JAY CONVERTINO**

---

## **DATES**

---

**2024/12/09**

---

## **INFORMATION**

---

### **Brief**

---

Cocotb test bench

### **License MIT**

---

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## **FUNCTIONS**

---

### **random\_bool**

---

```
def random_bool()
```

Return a infinite cycle of random bools

Returns: List

### **start\_clock**

---

```
def start_clock(  
    dut  
)
```

Start the simulation clock generator.

#### Parameters

dut Device under test passed from cocotb test function

### reset\_dut

```
async def reset_dut(  
    dut  
)
```

Cocotb coroutine for resets, used with await to make sure system is reset.

### single\_word

```
@cocotb.test()  
async def single_word(  
    dut  
)
```

Coroutine that is identified as a test routine. This routine tests for writing a single word, and then reading a single word.

#### Parameters

dut Device under test passed from cocotb.

### full\_empty

```
@cocotb.test()  
async def full_empty(  
    dut  
)
```

Coroutine that is identified as a test routine. This routine tests for writing till the fifo is full, Then reading from the full FIFO.

#### Parameters

dut Device under test passed from cocotb.

### in\_reset

```
@cocotb.test()  
async def in_reset(  
    dut  
)
```

Coroutine that is identified as a test routine. This routine tests if device stays in unready state when in

reset.

#### Parameters

**dut** Device under test passed from cocotb.

### **no\_clock**

---

```
@cocotb.test()
async def no_clock(
dut
)
```

Coroutine that is identified as a test routine. This routine tests if no ready when clock is lost and device is left in reset.

#### Parameters

**dut** Device under test passed from cocotb.

# **tb\_fifo.v**

---

## **AUTHORS**

---

**JAY CONVERTINO**

---

## **DATES**

---

**2021/06/29**

---

## **INFORMATION**

---

### **Brief**

---

Test bench for fifo using fifo stim and clock stim.

### **License MIT**

---

Copyright 2021 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## **tb\_fifo**

---

```
module tb_fifo #(
parameter
IN_FILE_NAME
=
in.bin,
parameter
OUT_FILE_NAME
=
out.bin,
parameter
FIFO_DEPTH
=
64,
parameter
```

```
RAND_FULL  
=  
0  
)  
)
```

Test bench for fifo. This will run a file through the system and write its output. These can then be compared to check for errors. If the files are identical, no errors. A FST file will be written.

### Parameters

|                      |   |
|----------------------|---|
| <b>IN_FILE_NAME</b>  | File name for input.<br><i>parameter</i>              |
| <b>OUT_FILE_NAME</b> | File name for output.<br><i>parameter</i>             |
| <b>FIFO_DEPTH</b>    | Number of transactions to buffer.<br><i>parameter</i> |
| <b>RAND_READY</b>    | 0 = no random ready. 1 = randomize ready.             |

## INSTANTIATED MODULES

---

### **clk\_stim**

Generate a 50/50 duty cycle set of clocks and reset.

### **write\_fifo\_stimulus**

Device under test WRITE stimulus module.

### **dut**

Device under test, fifo

### **read\_fifo\_stimulus**

Device under test READ stimulus module.