5. TMS9918A/9928A/9929A ELECTRICAL SPECIFICATIONS

5.1 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (unless otherwise noted)*

Supply voltage, V _{CC}	0.3 to 20 V
All input voltages	0.3 to 20 V
Output voltage	2 to 7 V
Continuous power dissipation	
Operating free-air temperature range	
Storage temperature range	55°C to +150°C

^{*}Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating Conditions section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

5.2 RECOMMENDED OPERATING CONDITIONS*

PARAM	METER	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75		5.25	٧
Supply voltage, V _{SS}			0		٧
Input Voltage, V _I , RESET/SYNC pin	SYNC active	10		12	٧
	RESET active			0.6	٧
	SYNC and RESET inactive	3		6	٧
	XTAL1, XTAL2	2.75			٧
High-level input, VIH	All other inputs	2.2			٧
Input voltage, V _I , EXT VDP pin (TMS9918A only)	SYNC level White level Black level		2.6 3.7 3		> > >
Low-level input voltage, V _{IL}				0.8	V
Operating free-air temperature, T _A		0		70	°C

^{*} All voltage values are with respect to VSS.

5.3 ELECTRICAL CHARACTERISTICS OVER FULL RANGES OF RECOMMENDED OPERATING CONDITION (unless otherwise noted)

TMS9918A/9928A/9929A

	PARA	METER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
	High-level RAS, CAS		400 4	2.7	3.4		v
∨он	output voltage	All other outputs	I _{OH} = 400 μA	2.4	3.2		•
	Low-level	CPU data	I _{OL} = 1.2 mA		0.3	0.6	v
VOL	output voltage	DRAM interface	I _{OL} = 800 μA			0.6	,
lоzн	Off-state output applied, D0-D7	t current high-level voltage outputs	V _O = 5.25 V		1	100	μΑ
İOZL	Off-state output applied, D0-D7	t current high-level voltage outputs	V _O = 0.4 V		1	-100	μΑ
ΊΗ	High-level inpu	t current	V _I = 5.25 V, all other pins at 0 V			10	μΑ
IIL	Low-level input	t current	V _I = 0 V, All other pins at 0 V			-10	μΑ

TMS9918A Only (Figure 5-1)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V _{white}	Video voltage level of white, COMVID		2.8	3.0	3.2 V	
V _{black}	Video voltage level of black (blank), COMVID	R _L = 470 Ω	2.1	2.3	2.5 V	
V _{sync}	Video voltage level of sync, COMVID		1.85	2.0	2.1 V	

[†] All typical values are at VCC = 5.25 V, TA = 25 $^{\circ}$ C.

5.3 ELECTRICAL CHARACTERISTICS OVER FULL RANGES OF RECOMMENDED OPERATING CONDITIONS (unless otherwise noted) (Continued)

TMS9928A/9929A Only (Figure 5-1)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V _{white}	Video voltage level of white, Y, R-Y, B-Y outputs		2.5	3	3.6	٧
V _{black}	Video voltage level of black (blank), Y, R-Y, B-Y outputs	R _L = 470 Ω	. 1.6	2.3	2.5	٧
V _{sync}	Video voltage level of sync, Y output		1.2	1.8	2	٧

TMS9929A Only

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VPS	Color burst video voltage level with respect to V no color	R-Y output		0.25		٧
V _{neg}	Color burst video voltage level with respect to V no color	B-Y output		-0.25		٧

TMS9918A/9928A/9929A (Figure 5-2)

	PARAM	ETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
	Video voltage d R-Y, B-Y output	ifference, white-black, Y, s		0.7	1.0		٧
lcc	Average supply	current from V _{CC}	T _A = 25°C		200	250	mA
		D0-D7				20	
Ci	Input capacitance	All other inputs	unmeasured f f = 11 MHz, pins at 0 V			10 10	pF
Co	Output capacita	nce	unmeasured f = 11 MHz, pins at 0 V			20	pF

[†] All typical values are at $V_{CC} = 5.25 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

5.4 TIMING REQUIREMENTS OVER FULL RANGES OF RECOMMENDED OPERATING CONDITIONS (TMS9918A/9928A/9929A)

CPU - VDP Interface (Figures 5-3 and 5-4)

	PARAMETER	MIN	NOM	MAX	UNIT
t _{su(A-RL)}	Address setup time before CSR low		0		ns
t _{su(A-WL)}	Address setup time before CSW low		30		ns
th(WL-A)	Address hold time after CSW low		30		ns
t _{su} (D-WH)	Data setup time before CSW high		100		ns
th(WH-D)	Data hold time after CSW high		30		ns
t _W (WL)	Pulse width, CSW low		200		ns
tw(CS-H1)	Pulse width, chip select high (requesting memory access)		8		μs
tw(CS-H2)	Pulse width, chip select high (not requesting memory access)		2		μs

VDP-VRAM Interface (Figure 5-5 and 5-6)

	PARAMETER	MIN	NOM	MAX	UNIT
t _C	Memory read or write cycle time	372			ns
t _{su} (D-CH)	Input data setup time before CAS high	60			ns
th(CH-D)	Input data hold time after CAS high	0			ns

External Clock Source (Figure 5-7)

· · · · · ·	PARAMETER	М	IN :	ГΥР	MAX	UNIT
f _{ext}	External source frequency	10	.738098 10.`	738	635 10.739172	MHz
t _r /t _f	External source rise/fall time			10	15	ns
t _{wH}	External source high-level pulse width	4	2	47	52	ns
t _{WL}	External source low-level pulse width	4	2	47	52	ns
t _{pD}	External source phase delay from XTAL1 falling edge to XTAL2 falling edge	4	2	47	52	ns

5.5 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (TMS9918A/9928A/9929A)

CPU-VDP Interface

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TA(CSR)	Data access time from CSR low			100	150	ns
tpVX	Data disable time after CSR high	C _I = 300 pF		65	100	ns
^t PVX,A	Data invalid time from address changes			0		ns
^f CPUCLK	CPU clock output clock frequency (f _{ext} + 3)		3.4	3.58	3.76	MHz
^f GROMCLK	GROM clock output clock frequency (f _{ext} + 24)		425.12	447.5	469.88	kHz

VDP-VRAM Interface (Figures 5-5 and 5-6)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tw	Pulse width, CAS high		80	100	120	ns
tw(CL)	Pulse width, CAS low		220	230	250	ns
tw(RH)	Pulse width, RAS high		100	125	150	ns
^t w(RL)	Pulse width, RAS low		190	210	230	ns
t _w (W)	Pulse width, write pulse		170	190	210	ns
[†] CA-CL	Delay time, column address to CAS low	C _L = 50 pF	-10	-2		ns
[†] RA-RL	Delay time, row address to RAS low		25	45	65	ns
^t d-WL	Delay time, data to R/W low		0	6	20	ns
tWH-CL	Delay time, R/W high to CAS low		25	50	75	ns
tw-ch	Delay time, R/W low to CAS high		120	140	160	ns
tw-RH	Delay time, R/W low to RAS high		60	75	90	ns

5.5 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITION (TMS9918A/9928A/9929A) (Continued)

TMS9918A Composite video output (Figures 5-8 and 5-9)

	PARAMETER	TEST CONDITIONS	MIN	TYP	мах	UNIT
^t CL-CA	Column address valid after CAS low		45	65	85	ns
^t RL-RA	Row address valid after RAS low		20	25	30	ns
^t RL-CA	Column address valid after RAS low		95	110	130	ns
tCL-D	Data valid after CAS low	1	240	260	280	ns
t _{RL-D}	Data valid after RAS low	CL = 50 pF	95	110	125	ns
tWL-D	Data valid after R/W low		135	165	195	ns
tCH-WL	Read command valid after CAS high		0			ns
tCL-W	Write command valid after CAS low		270	290	310	ns
^t CH-RL	Delay time, CAS high to RAS low	1	45	65		ns
[†] CL-RH	Delay time, CAS low to RAS high		150	170	190	ns
tRL-CL	Delay time, RAS low to CAS low		30	40	50	ns

5.5 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (TMS9918A/9928A/9929A) (Continued)

TMS9918A Composite video output (Figures 5-8 and 5-9)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
tfl	Fall time, V _{black} to V _{sync}	R _L = 470 Ω C _L = 150 pF	10		ns	
^t w(HS)	Pulse width, horizontal sync		4.84	μs		
t _{rl}	Rise time, V _{sync} to V _{black}		20	ns		
ths-cd	Delay time, sync to color burst		372		ns	
tw(CB)	Width, color burst		261			
tCB-LB	Delay time, color burst to left border		1.49			μs
t _{r2}	Rise time, V _{black} to V _{white}		60			ns
^t w(LB)	Left border video width		2.42		μs	
tf2	Fall time, V _{White} to V _{black}		110			ns
tw(AD)	Width of active display area		47.68		μs	
^t w(RB)	Right border video width		2.79		μs	
^t RB-HS	Delay time, right border to horizontal sync		1.49		μs μs	
tVF8	Vertical front blanking		191.1			μs
tvs	Vertical sync		191.1		μs	
V _{VBB}	Vertical back blanking		828		μs	
t _{ABA}	Active plus border area time		18.8		ms	

NOTE: Fall times depend on external pull-down resistor

5.5 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITION (TMS9918A/9928A/9929A) (Continued)

TMS9928A/9929A Y, R-Y, B-Y outputs (Figures 5-10 through 5-13)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
tf3	Fall time, V _{black} to V _{sync}		100		ns
^t w(HSI)	Pulse width, horizontal sync		4.84		μs
t _r 3	Rise time, V _{sync} to V _{black}		150		ns
tw(BP)	Width, back porch		4.47		μs
^t w(LBI)	Width, left border		2.8		μS
t _{w(P)}	Pulse width, pixel	R _L = 470 Ω	186.24		ns
tw(horz)	Width, horizontal line		63.695		μs
tw(ADI)	Width, active display area		47.67		μs
t _{r4}	Rise time, V _{black} to V _{white}		75		ns
t _{r4}	Fall time, V _{white} to V _{black}		50		ns
tw(RBI)	Width, right border		2.42		με
t _W (FP)	Width, front porch		1.49		μs
t _{r5}	Rise time, V no color to V pos CB		150		ns
tw(CB1)	Pulse width, pos color burst	C _L = 15 pF	2.6		μs
tf5	Fall time, V pos CB to V no color		100		ns
tw(CB-LBI)	Delay time, pos CB to left border		1.49		με
^t f6	Fall time, V no color to V neg CB		100		ns
^t r6	Rise time, V neg CB to V no color		150		ns
tw(VSI)	Pulse width, vertical sync		465		ns
^t VFBI	Vertical front blanking		191.09		μs
tvsi	Vertical sync		191.09		μs
t∨BBI	Vertical back blanking		828.04		μs
^t ABAI	Active area plus border area total		18.70		mS
	Vertical time		19.91		mS

NOTE: Fall times depend on external pull-down resistor.




FIGURE 5-1 — LOAD CIRCUIT FOR COMVID (ALL DEVICES) AND R-Y, Y, B-Y SWITCHING CHARACTERISTICS (TMS9928A/9929A)




FIGURE 5-2 - LOAD CIRCUITS FOR ALL OUTPUTS EXCEPT COMVID, R-Y, Y, B-Y

WRITE CYCLE





FIGURE 5-3 — CPU-VDP WRITE CYCLE FOR TMS9918A/9928A/9929A

READ CYCLE



NOTE: All measurements are made at 10% and 90% points.

FIGURE 5-4 - CPU-VDP READ CYCLE FOR TMS9918A/9928A/9929A




FIGURE 5-5 - VRAM WRITE CYCLE





FIGURE 5-6 - VRAM READ CYCLE



NOTE: All measurements are made at 10% and 90% points.

FIGURE 5-7 — EXTERNAL CLOCK TIMING WAVEFORM




FIGURE 5-8 - TMS9918A COMVID HORIZONTAL TIMING




FIGURE 5-9 - TMS9918A VERTICAL TIMING





FIGURE 5-10 - TMS9928A/9929A Y HORIZONTAL TIMING



*Absent for the TMS9928A




FIGURE 5-12 - TMS9828A/9929A B-Y HORIZONTAL TIMING

