# SCR1 SDK. Terasic DE10-Lite Edition. Quick Start Guide

v1.0, 2017-12-14

© Syntacore <info@syntacore.com>

# **Table of Contents**

R	evision History		2
1.	. Setup equipment	:	3
2.	SDK HW assembly	4	4
	2.1. Connecting serial console	4	4
	2.2. Pins assignment	4	4
	2.2.1. UART pins (TTL-232R-3V3)	4	4
	2.2.2. JTAG pins (Olimex ARM-USB-OCD-H)	4	4
3.	. DE10-Lite flash image update	!	5
	3.1. Required equpment	!	5
	3.2. Update procedure steps	!	5
4.	. Resetting the board:	'	7
5.	. UART connection settings	'	7
6.	. Using UART terminal	:	8
	6.1. Load binary images to the Memory address	:	8
	6.2. Example: Dhrystone run from TCM memory	10	0
	6.3. Memory map for de10lite SDK	12	2
	6.4. SCR1 core IRQ-mapping	12	2
7.	. Building SDK FPGA-project for the DE10-Lite board	13	3
	7.1. General structure of the SDK project	1	3
	7.2. Additional requirements for compilation	1	3
	7.3. Building SDK FPGA project	1	4
	7.3.1. FPGA firmware generation (pof-format)	1	4
	7.3.2. SDK-specific pins assignment in FPGA-project	1	4
	7.4. SCR1 SDK FPGA-project functional description	1	5
	7.4.1. Common project structure	1	5
	7.4.2. Qsys SoC module structure	1	5
	7.4.3. Description of the blocks used in the SDK project	10	6
	7.4.3.1. SCR1-core	10	6
	7.4.3.2. AHB-Avalon bridge	1	6
	7.4.3.3. Opencores UART 16550 IP		
	7.4.4. Description of the IP-components of the module Qsys SOC	1'	7
	7.4.4.1. BUILD ID		
	7.4.4.2. Onchip RAM		
	7.4.4.3. PIO HEX		
	7.4.4.4. PIO LED		
	7.4.4.5. PIO SW	1'	7
	7.4.4.6. SDRAM		
	7.4.4.7. UART Bridge		
	÷		

7.4.4.8. Qsys Default slave	18
8. Appendix A. Software build instructions	19
8.1. SCR bootloader	19
8.1.1. Getting the sources	19
8.1.2. Building SCR bootloader	19
8.2. Zephyr OS	19
8.2.1. Getting the sources	19
8.2.2. Building Zephyr OS	19
8.3. SCR1 OpenOCD	19
8.3.1. Getting the sources	19
8.3.2. Building and using OpenOCD	19

Copyright by Syntacore LLC © 2017. ALL RIGHTS RESERVED. STRICTLY CONFIDENTIAL. Information contained in this material is confidential and proprietary to Syntacore LLC and its affiliates and may not be modified, copied, published, disclosed, distributed, displayed or exhibited, in either electronic or printed formats without written authorization of the Syntacore LLC. Subject to License Agreement.

# **Revision History**

Version Date Description		Description
0.1	2017-09-08	Initial revision
1.0	2017-12-14	Changed UART IP to the Opencores UART 16550 IP

This is a brief user guide allowing to get started with SCR1 SDK based on DE10-Lite Board from Terasic. It describes the board setup, procedure of software uploading and launching, and process of the FPGA's content building and updating.

# 1. Setup equipment

DE10-Lite based SCR1 SDK HW platform consist of three mandatory components:

- 1. DE10-Lite Development System <a href="http://de10-lite.terasic.com">http://de10-lite.terasic.com</a>
- 2. Any 3V3 USB-to-UART converter For example *TTL-232R-3V3*
- 3. JTAG Cable Adapter: Olimex ARM-USB-OCD-H (or Olimex ARM-USB-OCD) https://www.olimex.com/Products/ARM/JTAG/ARM-USB-OCD-H/
- 4. Standard USB Type A (m) Type B (m) cable (included the DE10-Lite Board Kit contents)
- 5. Standard USB Type A (m) Type B (m) cable (for Olimex ARM-USB-OCD-H connection)
- 6. Male-to-Female Jumper Wires The wires, e.g., might be of the following type: Female/Male 'Extension' Jumper

# 2. SDK HW assembly

## 2.1. Connecting serial console

In order to get access to the board console, it is required to connect any 3V3 USB-to-UART converter to the **GPIO** header with external wiring, as described in this section.

## 2.2. Pins assignment

#### 2.2.1. UART pins (TTL-232R-3V3)


- Connect USB-to-UART pin RXD to the 4 pin (GPIO\_D3) on the GPIO header
- Connect USB-to-UART pin TXD to the 6 pin (GPIO\_D5) on the GPIO header
- Connect USB-to-UART pin GND to the 12 pin (GPIO\_GND) on the GPIO header

#### 2.2.2. JTAG pins (Olimex ARM-USB-OCD-H)


- Connect JTAG pin TCK to the 32 pin (GPIO\_D27) on the GPIO header
- Connect JTAG pin TRSTn to the 34 pin (GPIO\_D29) on the GPIO header
- Connect JTAG pin TDI to the 36 pin (GPIO\_D31) on the GPIO header
- Connect JTAG pin TDO to the 38 pin (GPIO\_D33) on the GPIO header
- Connect JTAG pin TMS to the 40 pin (GPIO\_D35) on the GPIO header
- Connect JTAG pin GND to the 30 pin (GPIO\_GND) on the GPIO header
- Connect JTAG pin VCC to the 29 pin (GPIO\_VCC33) on the GPIO header

#### As shown in the figures below:

• Wires connection to UART pins and JTAG pins



· Resulting setup



# 3. DE10-Lite flash image update


Image update procedure will load FPGA firmware to the FPGA flash memory (MAX10). The FPGA firmware image in the flash memory is then loaded upon every board power on. Binary file used for the update is in the Altera standard .pof format.

## 3.1. Required equpment


- USB A (m) USB B (m) cable
- "Quartus II Programmer" tool (version 17.0 or erlier).
   (Can be downloaded from Altera site after registration)
- Linux/Windows PC with USB port

# 3.2. Update procedure steps


- 1. Power on DE10-Lite board
- 2. Run "Quartus II Programmer" tool.
  Select "Hardware Setup" button, and the select "USB-Blaster" as shown below:



- 3. Press "Add File" button and select .pof file
- 4. Select "Program/Configure" checkboxes end press "Start" button



5. Wait for the loading to complete



MAX10 flash update is complete.New FPGA firmware is already running.

# 4. Resetting the board:

Press *Key0* button if you need to reset the board and go back into the bootloader at any time. Corresponding button is shown in the figure below:



# 5. UART connection settings

• Bps/Par/Bits - 115200 8N1

• speed - 115200

• bits - 8

• stop bits - 1

• parity - none

• Hardware Flow Control: No

NOTE

# 6. Using UART terminal

1. Connect PC to the uart port and open any terminal (minicom is used in the example below) After reset or FPGA firmware update you will see the bootloader prompt:

```
SCR loader v1.0-scr1_RC
Copyright (C) 2015-2017 Syntacore. All rights reserved.
ISA: RV32IMC [40001104] IMPID: 17090600
BLDID: 17090700
Platform: de10lite_scr1, cpuclk 20MHz, sysclk 20MHz
Memory map:
00000000-003FFFFF
                        00000000
                                         SDRAM
F0000000-F000FFFF
                                         TCM
                        00000000
                                         MTimer
F0040000-F0040FFF
                        00000000
FF000000-FF0FFFF
                        00000000
                                         MMIO
FFFF0000-FFFFFFF
                        00000000
                                         On-Chip RAM
1: xmodem load @addr
q: start @addr
d: dump mem
m: modify mem
i: platform info
```

1. If you press "i" button you can see additional info about the platform

```
ISA: RV32IMC [40001104] IMPID: 17090600
BLDID: 17090700
Platform: de10lite_scr1, cpuclk 20MHz, sysclk 20MHz
Memory map:
                                         SDRAM
00000000-003FFFFF
                         00000000
                                         TCM
F0000000-F000FFFF
                         00000000
F0040000-F0040FFF
                         00000000
                                         MTimer
FF000000-FF0FFFF
                                         MMIO
                         00000000
FFFF0000-FFFFFFF
                         00000000
                                         On-Chip RAM
Platform configuration:
                irq 0
FF010000
                         UART16550
FF020000
                         Hex LED
FF021000
                         LED
FF022000
                         DIP sw
```

## 6.1. Load binary images to the Memory address

1. Wait for the booloader prompt

```
1: xmodem load @addr
g: start @addr
d: dump mem
m: modify mem
i: platform info
:
```

- 2. Press button "1"
- 3. Print required TCM address (in hex) and press "Enter". "C" character starts to print continuously

```
xload @addr
addr: f0000000
CCCCCCCCCCCC
```

1. Open xmodem upload menu (for minicom terminal you need to press "Ctrl+A" and press "S"). Then select "xmodem":

1. Press "Enter". Then select required bin-file for the loading (mark it and press "space" button for minicom).

1. Press "Enter" button. Image transfer will start.

1. After loading completes, status information will be shown:

```
Xmodem successfully received 13952 bytes
```

# 6.2. Example: Dhrystone run from TCM memory

1. Load **dhry21-o3lto.bin** to the TCM base address (0xf0000000) And run test from **0xf0000200** address:

```
1: xmodem load @addr
g: start @addr
d: dump mem
m: modify mem
i: platform info
start @addr
addr: f000200
```

1. After run you will see test results

Dhrystone Benchmark, Version 2.1 (Language: C)

Program compiled without 'register' attribute

Compiler flags: -O3 -funroll-loops -fpeel-loops -fgcse-sm -fgcse-las -flto

HZ 20000000, CPU MHz 20.000

Execution starts, 500 runs through Dhrystone

. . .

Time: begin= 258424349, end= 258432378, diff= 8029 Microseconds for one run through Dhrystone: 16.058 Dhrystones per Second: 62664

# 6.3. Memory map for de10lite SDK

Memory map is shown in the table below:

Table 1. DE10-Lite SDK memory map

Base address	Size	Block name	Description
0xFFFF0000	64 KB	Onchip RAM	Internal memory
0xFF010000	32 B	UART	UART 16550
0x00000000	64 MB	SDRAM	External SDRAM memory
0xF0000000	128 KB	TCM	Internal Tightly- Coupled Memory
0xFF000000	16 B	BUILD ID	Build ID register (Read only)
0xFF020000	16 B	PIO HEX 1_0	PIO-block for the 7- segments display control 1:0
0xFF020010	16 B	PIO HEX 3_2	PIO-block for the 7- segments display control 3:2
0xFF020020	16 B	PIO HEX 5_4	PIO-block for the 7- segments display control 5:4
0xFF021000	16 B	PIO LED	PIO-block for the LED indication control
0xFF022000	16 B	PIO SW	PIO-block for switches position read (Read only)
0xFFFFFF80	4 B	MTVEC	MTVEC init value
0xFFFFFF00	4 B	RESET	RESET value

# 6.4. SCR1 core IRQ-mapping

The connection scheme for interrupt lines is given below:

Table 2. SCR1 core IRQ connection

IRQ line for the SCR1 core	IRQ init block	
0	UART (UART 16550)	
1-31	Not connected (constant level 0)	

# 7. Building SDK FPGA-project for the DE10-Lite board

# 7.1. General structure of the SDK project

The composition of the SDK folders is:

- · doc SDK and SCR1 user guides
- fpga
  - arty
  - de10lite
    - scr1 DE10-Lite FPGA project
      - ip additional RTL IPs + bootloader image
        - uart Opencores UART 16550 IP
- images
  - arty
  - de10lite
    - scr1 pre-built FPGA image
- scr1 SCR1 repository, included as sub-module
  - src SCR1 core RTL sources
- sw
  - · fsbl FPGA-bootloader
  - tests some benchmark tests

Essential files: FPGA project file - de10lite.qpf (fpga/de10lite/scr1/de10lite.qpf) Top module - de10lite (fpga/de10lite/scr1/de10lite.sv)

## 7.2. Additional requirements for compilation

FPGA build requires "Altera Quartus 17.0.1 Build 598" tool or earlier.

FPGA-project compilation was verified for "Altera Quartus 17.0.1 Build 598" Standart Edition on Linux xUbuntu 16.04 with 8 GB of RAM.

**NOTE** 

Some build steps may be different for other Quartus versions.


Free **Quartus Prime Lite Edition** is required for a non time-limited HW firmware generation for MAX10 FPGA devices.

## 7.3. Building SDK FPGA project

The step-by-step FPGA project build procedure is described below:

## 7.3.1. FPGA firmware generation (pof-format)

- Run Quartus 17.0.1 in GUI-mode
- Select and open fpga-project file (de10lite.qpf)
- Press "Start Compilation" button or sellect from the menu Processing → "Start Compilation"



- Wait for the compilation to complete (build time is typically 10-15 minutes)
- New "output" subfolder should appear in the FPGA project "fpga" folder. It contains de10lite.pof file (FPGA image in pof-format).

## 7.3.2. SDK-specific pins assignment in FPGA-project

#### **DE10-Lite User manual**

SDK-specific connection pins are used for interfaces UART and OpenOCD/JTAG. The purpose of these pins is shown below:


Table 3. SDK-specific pins assignment

FPGA-pin	Port name	I/O Standard	Descrpition
PIN_Y5	JTAG_TRST_N	3.3V	Input JTAG TRSTn
PIN_Y4	JTAG_TDI	3.3V	Input JTAG TDI
PIN_AA2	JTAG_TMS	3.3V	Input JTAG TMS
PIN_Y6	JTAG_TCK	3.3V	Input JTAG TCK
PIN_Y3	JTAG_TDO	3.3V	Inout JTAG TDO
PIN_W9	UART_RXD	3.3V	Inout UART RXD
PIN_W8	UART_TXD	3.3V	Inout UART TXD

## 7.4. SCR1 SDK FPGA-project functional description

#### 7.4.1. Common project structure

The SDK project is configured and ready to be built immediately from the repository. The project contains the following main modules:




#### Modules description:

- SCR1-core supplied as an SystemVerilog RTL, is available from the repository)
- Two data routers (imem\_route/dmem\_router instruction/data transfers, supplied as an SystemVerilog RTL, is available from the repository)
- Two AHB-Avalon bridges (ahb\_imem/ahb\_dmem instruction/data transfers, supplied as an SystemVerilog RTL, is available from the repository)
- **Timer block** (external timer block, supplied as an SystemVerilog RTL, is available from the repository)
- **scr1\_tcm** (Tightly Coupled Memory (TCM), supplied as an SystemVerilog RTL, is available from the repository)
- UART 16550 (Opencores UART 16550 IP, supplied as an Verilog RTL, is available from the repository)
- **Qsys SoC block** (Qsys component, containing the generated IP-components)

## 7.4.2. Qsys SoC module structure

Qsys SoC module consists of:

- BUILD ID
- SDRAM
- UART Bridge
- Onchip RAM
- PIO HEX
- PIO SW
- PIO LED
- · Qsys Default slave



## 7.4.3. Description of the blocks used in the SDK project

#### 7.4.3.1. SCR1-core

Syntacore RISC-V core.

The core is supplied as SystemVerilog RTL sources.

A detailed description of the external interfaces of the core and other details are described in the document "SCR1 External Architecture Specification".

#### 7.4.3.2. AHB-Avalon bridge

AHB bridge converts internal imem/dmem bus interface to the Altera Avalon imem/dmem bus interface. Provided in SV sources.

#### 7.4.3.3. Opencores UART 16550 IP

There is a 16550 compatible (mostly) UART core. The bus interface is WISHBONE SoC bus Rev. B. Features all the standard options of the 16550 UART: FIFO based operation, interrupt requests and other.

#### 7.4.4. Description of the IP-components of the module Qsys SOC

Detailed description of Altera's common Qsys components used in the project:

- Embedded Peripheral IP User Guide
- Qsys System Design Tutorial
- Qsys Interconnect

#### 7.4.4.1. BUILD ID

PIO-block contains the project build date parameter, which is available for reading by the processor.

The parameter FPGA\_A5\_BUILD\_ID is defined in the file scr1\_arch\_custom.svh. Component base address - 0xFF000000.

#### **7.4.4.2. Onchip RAM**

Internal bootload memory with bootloader code resides in the FPGA.

Memory size - 64KB.

Memory base address - 0xFFFF0000.

Memory initialization data is supplied in de10lite\_sdk.hex (hex format). The code and instructions for building the bootloader are available from the current repository.

#### Further details:

http://www.altera.com/literature/hb/qts/qts\_qii54006.pdf

#### 7.4.4.3. PIO HEX

Three PIO-blocks for the 7-segments display control. Available for CPU write and read Components base addresses - 0xFF020000, 0xFF020010, 0xFF020020.

#### 7.4.4.4. PIO LED

PIO-block for the LED indication control. Available for CPU write and read Component base address - 0xFF021000.

#### 7.4.4.5. PIO SW

PIO-block for switches position read. Available for CPU read Component base address - 0xFF022000.

#### 7.4.4.6. SDRAM

SDRAM-controller for the external 64MB (32Mx16) SDRAM chip on the DE10-Lite board. Component base address - 0x00000000.

#### 7.4.4.7. UART Bridge

Altera avalon bridge for the Opencores UART 16550 IP. Component base address - 0xFF010000.

## 7.4.4.8. Qsys Default slave

The slave responder component by "default". The main function is to generate an error status for any transactions in the unused ranges of the addresses of the Qsys SoC.

# 8. Appendix A. Software build instructions

This build guide describes how to build software provided as a part of the SCR1 SDK.

## 8.1. SCR bootloader

#### 8.1.1. Getting the sources

\$ git clone git@github.com:syntacore/sc-bl.git

### 8.1.2. Building SCR bootloader

Follow the instructions in sc-bl/README.md to build bootloader for target plaforms ('scbl.hex' for Terasic DE10-Lite, 'scbl.mem' for Digilent Arty).

## 8.2. Zephyr OS

#### 8.2.1. Getting the sources

\$ git clone git@github.com:syntacore/zephyr.git

### 8.2.2. Building Zephyr OS

Follow the instructions in https://www.zephyrproject.org/doc/getting\_started/getting\_started.html and zephyr/README.md to build Zephyr OS image for target plaform.

## 8.3. SCR1 OpenOCD

## 8.3.1. Getting the sources

\$ git clone -b syntacore https://github.com/syntacore/openocd

### 8.3.2. Building and using OpenOCD

Please, refer to the Syntacore OpenOCD wiki page for instructions: https://github.com/syntacore/openocd/wiki/OpenOCD-for-sc\_riscv32