

Unit - II

Combinational Logic Circuits

A digital System Consists of two types of circuits, Namely

Combinational logic Circuit

Sequential logic Circuit


In a Combinational Circuit, the output at any time depends only on the input value at that time.

Half Adder :


A'	A	0	$-$
A'	B	0	1
A	B	0	$-$

A'	A	0	1
A'	B	1	$-$
A	B	1	$-$

The logic circuit that add two bits producing a Sum and a carry to be used in the next in the logic to higher position is called half adder.



Logic Symbol



Logic Diagram

Truth Table of



Inputs	A	B
0	0	0
0	1	
1	0	
1	1	1

In the truth
 $AB = 0100 \text{ or } f =$

Full Adder

A full adder adds two bit and

If has



Carry, $C = AB$

Using NAND Gate

Truth Table of Half Adder

Inputs		Outputs	
A	B	Sum (s)	Carry (c)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

at any
value at 0

In the truth Table, the sum output is 1, when $AB = 01$ and $AB = 10$, therefore the sum is

$$S = \bar{A}B + A\bar{B} - (1) \quad A + B$$

its producing

the next in the logic truth table, the carry is 1 when $AB = 1$,
therefore, the carry is


$$C = AB - (2)$$

Sum


Full Adder :

- A full Adder is a Combinational circuit that adds two bits & carry and output a sum bit and a carry bit.


If has three inputs and two outputs



Logic Symbol




Symbol using 2 half-adders



Half Subtractor

A half subtractor which is used to subtract two bits.



Logic Symbol

Truth table of

Inputs



X	1
0	0
0	1
1	0

Truth Table of full Adder

A	B	Cin	Sum	Carry output	D = B Sum
0	0	0	0	0	Full Subtractor
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	A full subtractor with 3 bits.
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	Bin

Half Subtractor:

A half subtractor is a combinational circuit which is used to perform subtraction of two bits.



Logic Diagram

Truth Table of Half Subtractor

Inputs		Output	
X	Y	Difference (D)	Borrow
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	0


$$D = \overline{X}Y + X\overline{Y} = X \oplus Y$$


$$B_{Sum} = \overline{X}Y + X\overline{Y}$$

Output

Full Subtractor

A full subtractor is a combinational circuit which is used to perform subtraction of three bits.






Using half Subtractors

Truth Table of Full-Subtractor

Inputs			Output	
X	Y	Bin	D	Bout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


$$D = X \oplus Y \oplus \text{Bin}$$

$$\text{Bout} = \overline{X}Y + \overline{X}\text{Bin} + Y\text{Bin}$$



4-Bit Parallel


A single full adder adds one bit numbers. When the sum is greater than or equal to 2, a carry is generated. Corresponding full adder consists of full adders where the outputs are connected in a chain. Higher order n-bit parallel adder performs the addition of two n-bit binary numbers A and B.



Working of p

As shown, FA adds C_{in} to get which is chain. Full Adder

$$SA = (1010)$$



Data
Page


$$\begin{array}{l} \text{MSB} \\ A = 0101 \\ \text{LSB} \\ B = 1010 \end{array}$$

→ Difference

→ Bits

4-Bit Parallel Adder

A single full adder performs the addition of two one bit numbers and an input Carry. But a parallel adder is a digital circuit capable of finding the arithmetic sum of two binary numbers that is greater than one bit in length by operating on corresponding pairs of bits in parallel. It consists of full adders connected in a chain where the output carry from each full adder is connected to the carry input of the next higher order full adder in the chain. An n -bit parallel adder requires n full adders to perform the operation.




Working of parallel Adder:

As shown in the figures, firstly the full adder FA₁ adds A₁ and B₁, along with the carry C₁ to generate the sum S₁ & the carry C₂ which is connected to the next adder in chain. The process continues till the last full adder.

Parallel Subtractor :

A parallel subtractor is a digital circuit capable of finding the arithmetic difference of two binary numbers that is greater than one bit in length by operating on corresponding pairs of bits in parallel. The parallel subtractor can be designed in several ways including combination of half and full subtractors, with Subtracted Complement input.



Bout 4-bit parallel Binary Subtractor

Carry Look - Ahead Adder :


The look-ahead carry addition will therefore speed up the addition process. The adder with look ahead carry requires additional hardware but the speed of this adder is independent of the number of bits.

$$P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

$$S_i = P_i \oplus c_{i-1} = A_i \oplus B_i \oplus c_{i-1}$$

$$C_i = G_i + p_i c_{i-1}$$



Block Di



ci-1
Half adder

The O/P Gi

$A_i = B_i = 1$



Stage of the

$G_i = C_i$

$P_i = C_i$

We write
add.

$P_i =$

Block Diagram i^{th} full adder

The OIP G_i of the first half adder is equal to 1 if $A_i = B_i = 1$ and a 'Carry' is generated at i^{th} stage of the parallel adder.

$G_i = \text{Carry Generate}$ { value depend on the OIP
Carry C_{i-1}

$P_i = \text{Carry propagate}$

We write the expression of the 4-bit parallel adder.

$$P_i = A_i \oplus B_i$$

Stage

Expression for Carry Output

0

$$C_0 = G_0 + P_0 C_{-1}$$

1

$$\begin{aligned} C_1 &= G_1 + P_1 C_0 = G_1 + P_1 (G_0 + P_0 C_{-1}) \\ C_1 &= G_1 + P_1 G_0 + P_0 P_1 C_{-1} \end{aligned}$$

2

$$\begin{aligned} C_2 &= G_2 + P_2 C_1 = G_2 + P_2 (G_1 + P_1 G_0 + P_0 P_1 C_{-1}) \\ C_2 &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1} \end{aligned}$$

3

$$\begin{aligned} C_3 &= G_3 + P_3 C_2 = G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1}) \\ C_3 &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{-1} \end{aligned}$$

The logic circuit of a look ahead carry generator has been shown in figure







Fig. Shows the parallel add generator. The P_i from the input Ex-OR and C_0 through by the look carry output to produce the



4-Bit Parallel Adder/Subtractor

The 4-bit parallel Adder/Subtractor is a Combinational circuit which can perform both addition and subtraction as shown in fig.



The ADD/Sub Control line connected with C_{in} of the least significant bit of the full adder is used to perform the addition of and Subtraction.


To perform Subtraction, ADD/Sub is kept high (i.e. 1).

Now Controlled inputs produce the 1's Complement of Addend (i.e. B_3, B_2, B_1, B_0). Since 1 is added in 1's Complement which produce 2's complement of the addend before addition. Now the data added A_3, A_2, A_1, A_0 will be added to the 2's Complement of B_3, B_2, B_1, B_0 which is equivalent to subtraction.


To perform Addition ADD/Sub is kept low (i.e. 0).

$$\begin{array}{r}
 \text{X} \text{ } \text{O} \text{ } \text{O} \quad \text{1} \text{ } \text{1} \text{ } \text{1} \\
 + \text{0} \text{ } \text{1} \text{ } \text{1} \quad \text{0} \text{ } \text{1} \text{ } \text{1} \\
 \hline
 \end{array}$$

BCD Adder



The digital form of BCD add digits are BCD numbers represented each BCD Binary Number 526.



The BCD addition procedure as follows

1) Add two BCD Numbers using Binary addition

2. If four-bit sum is equal to or less than 9, no correction is required. The sum is in proper BCD.

3. If the four-bit sum is greater than 9 or if a carry is generated from the four-bit sum, the sum is invalid.

4. To correct the invalid sum, add $(010)_2$ to the four-bit sum. If a carry results from this addition, add it to the next higher order BCD digit.

Decimal Digit	Uncorrected BCD sum				Corrected BCD sum			
	C_3	S_3	S_2	S_1, S_0	$Cout$	S_3	S_2	S_1, S_0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	0	1
3	0	0	1	1	0	0	0	1
4	0	1	0	0	0	0	1	0
5	0	1	0	1	0	0	1	0
6	0	1	1	0	0	0	1	0
7	0	1	1	1	0	0	1	1
8	0	1	1	1	0	0	0	0
9	—	—	—	0	1	0	0	1
10	—	—	—	0	1	0	0	0
11	1	0	1	0	1	0	0	0

82



with this de
block diagr

Block

ds shown in
together will
in the
a binary 8
to zero i.
is added
one (i.e.
added to the
binary add
the bottom

	S_3	S_2	S_1	S_0	Cout	S_3	S_2	S_1	S_0
12	1	1	0	0	1	1	0	0	1
13	1	1	0	1	1	1	0	0	1
14	1	1	1	0	1	1	0	1	0
15	1	1	1	1	1	1	0	1	0

↓
Correction Required

$S_1 S_0 \quad S_3 S_2$

00	00	01	11	10
00	00	00	12	11
00	00	11	13	11
00	00	11	14	11
00	00	11	15	10

$C = S_2 S_0 + S_1 S_3$

K-Map Simplification


with this design equation, we can draw the block diagram of BCD adder.

Block Diagram of BCD adder

As shown in the fig, the two BCD numbers, together with input carry are first added in the top 4-bit binary adder to produce a binary sum. When the O/P carry is equal to zero i.e. when ($\text{Sum} \leq 9$ and $\text{Cout} = 0$) nothing is added to the binary sum. When it is equal to one (i.e. when $\text{Sum} > 9$ or $\text{Cout} = 1$), 0110 is added to the binary sum through the bottom 4-bit binary adder. The O/P carry generated from the bottom binary adder can be ignored.

Binary Multiplier:

A Binary Multiplier is a combinational logic circuit or digital device used for multiplying two binary numbers. The two numbers are more specifically known as Multiplicand and Multiplier and the result is known as a product. Binary Multiplication Method is same as decimal multiplication. Binary Multiplication of more than 1-bit numbers contains 2 steps. The 1st step is single bit wise multiplication known as partial product & the 2nd step is adding all partial products into a single product.




2-Bit by 2-bit Binary Multiplier

$$\begin{array}{r}
 B_1 \quad B_0 \\
 A_1 \quad A_0 \\
 \hline
 A_0 B_1 \quad A_0 B_0 \quad X \\
 \hline
 C_3 \quad C_2 \quad C_1 \quad C_0
 \end{array}$$

Binary Divider

A Block diagram using restoring in figure.

X reg. $x_3 \quad x_2 \quad x_1 \quad x_0$



Divisor $D_3 \quad D_2 \quad D_1 \quad D_0$

Block


Here, the divisor (Y_3, Y_2, Y_1, Y_0) is divided into the dividend (X_3, X_2, X_1, X_0) . The quotient is stored in the quotient register (Q_3, Q_2, Q_1, Q_0) .

The procedure is as follows:

1. Shift the dividend to the left.
2. Perform trial subtraction of the divisor from the dividend.

Binary Divider :

A block diagram of Binary divider unit using restoring technique for division is shown in figure.



Here, the dividend is stored in the dividend register (Y₃, Y₂, Y₁, Y₀), the divisor is stored in the divisor register D (D₃, D₂, D₁, D₀) and initially the X register (X₃, X₂, X₁, X₀) is cleared.

The procedure for division operation using the circuit shown in above figure is explained as follows:


1. Shift the Combined Content of X & Y registers to the left by one bit.
2. Perform trial subtraction by subtracting the Content of D-register from the Content of X-register.

3. If there is no borrow in the previous Subtraction put 1, in the LSB of Y register, else restore the original Content of X register by adding the Contents of X register with the Contents of X register.


4. Repeat 8th steps 1 to 3 for n times, where n is the Number of bits in the dividend.

Multiplexer :

A Multiplexer is a circuit that accept many input but give only one output. Multiplexer means Many into One. A Multiplexer is a circuit used to select and route any one of the several input signals to a single output through control line.



Multiplexer Pin Diagram



$$m_0 = A' B'$$

$Z =$

Select inputs {

Data inputs {

A
 $I_0 =$


$I_1 =$

$I_2 =$


$I_3 =$

$$m_0 = A'B', \quad m_1 = A'B, \quad m_2 = A \cdot B', \quad m_3 = A \cdot B$$

$$Z = A'B'I_0 + A'B'I_1 + A \cdot B'I_2 + A \cdot B'I_3$$



Logic Symbol



(b) Logic Diagram 4-to-1 MUX

4	0	0	0	1	1	1
0	4	0	0	1	0	0
0	0	4	0	0	1	0
0	0	0	4	1	1	0

De-Multiplexer:

The word "demultiplexer" means one into Many. Demultiplexing is the process of taking information from one input & transmitting the same over one of several inputs.

A De-mux is a logic circuit that receives information on a single input and transmit the same information over one of several (2^m) output lines.




Fig. Block Diagram of De-Mux

The block diagram of a demultiplexer which is opposite to a Multiplexer in its operation is shown in fig.

1 to 4 Demultiplexer

$$\text{O/P } 2^n \quad (2)^2 \\ = n = \text{no. of I/P} = 4.$$

A 1 to 4 Demux has a single input (D), four outputs (Y_0 to Y_3) & two Select inputs (S_1 and S_0)

D	S_1	S_0	Outputs
0	0	0	$Y_3 = 0, Y_2 = 0, Y_1 = 0, Y_0 = 1$
0	0	1	$Y_3 = 0, Y_2 = 0, Y_1 = 1, Y_0 = 0$
1	0	0	$Y_3 = 0, Y_2 = 1, Y_1 = 0, Y_0 = 0$
1	1	1	$Y_3 = 1, Y_2 = 0, Y_1 = 0, Y_0 = 0$

$$Y_0 = \\ Y_1 = \\ Y_2 = \\ Y_3 =$$

Also, from the
outputs can

The 1-to-4
using AND
gates as

(Data) input
• (Select)



Logic

Also, from the truth table, the expressions for output can be written as follows:

$$Y_0 = \bar{S}_1 \bar{S}_0 D$$

$$Y_1 = \bar{S}_1 S_0 D$$


$$Y_2 = S_1 \bar{S}_0 D$$

$$Y_3 = S_1 S_0 D$$

The 1-to-4 demultiplexer can be implemented using four 3-input AND gates and two NOT gates as shown in the figure.

(Note) inputs : Select inputs : $S_1 S_0$

• (\neg of S_1) \oplus $S_1 S_0$



Logic diagram of 1-to-4 demultiplexer

$$1:4 \quad 1:8 \quad (2)^3 = 8$$

Decoder :

A decoder is a logic circuit that converts an n -bit binary input code (C_{data}) into 2^n output lines, such that each output line will be activated for only one of the possible combinations of inputs.

In a decoder, the number of outputs is greater than the number of inputs; in other words,

3 to 8 Decoder : It has three inputs (A, B, C) and eight outputs (D_0 to D_7).

Inputs			Outputs							
A	B	C	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

From the above truth table, it is clear that only one of eight output (D_0 to D_7) is selected based on the three select inputs.

The logic expression follows

$$D_0 = \bar{A} \bar{B} \bar{C}, D_1 = A \bar{B} \bar{C}; D_2 = \bar{A} B \bar{C}$$

The circuit of by using 3 N AND gate in

$$A \text{ AND } B \text{ AND } \bar{C} = D_0$$


$$A \text{ AND } \bar{B} \text{ AND } \bar{C} = D_1$$

$$\bar{A} \text{ AND } B \text{ AND } \bar{C} = D_2$$

The logic expression for the output can be written as follows

output
be
 $D_0 = \bar{A}\bar{B}C$, $D_1 = A\bar{B}C$, $D_2 = \bar{A}BC$, $D_3 = \bar{A}B\bar{C}$
 $D_4 = A\bar{B}\bar{C}$; $D_5 = A\bar{B}C$; $D_6 = AB\bar{C}$, $D_7 = ABC$


The circuit of a 3 to 8 decoder can be implemented by using 3 NOT gates & eight 3 input AND gates



Logic Diagram 3-to-8 Decoder

Encoder : An encoder is a digital circuit that performs the inverse operation of a decoder. Hence the opposite of the decoding process is called encoding. An encoder is a combinational logic circuit that converts an active input signal into a coded output signal.

The basic block diagram of an encoder is with n-inputs and m-outputs as shown in figure. It has n-input lines, only one of which is active at any time & m output lines. In an encoder the number of outputs is less than the number of inputs.



Block Diagram of Encoder




Table of 8-to-3 binary signals

Parity Generation

When digits go to another receiving end of error parity bit is transmitted.

Three green even parity no-odd parity

The even number means 1's not to go

Parity exclusive Because has odd exclusive parity


Parity Generator / Checker

When digital data is transmitted from one location to another, it is necessary to know at the receiving end whether the received data is free of error. This additional bit is known as the parity bit & it decides whether the data is transmitted is error-free or not.

There are two types of parity bits, namely even parity and odd parity.

The even parity means an n -bit input has an even number of 1's for ex 110011. Odd parity means an n -bit input has an odd number of 1's for ex 110001.

Parity Generators for checking the parity of a binary number can use the exclusive OR gates. These are the ideal checking purpose because they produce an output 1 when the input has odd number of 1's. The even parity input to an exclusive OR gate produces a low output while odd parity input produces a high output.




Exclusive OR gate with 16 inputs

Parity Generator: The case of the A Binary Number

may represent an instruction that tells the computer to add, subtract and so on. The binary number may also represent data to be processed like a number, letter, etc., in a computer. In either case, an extra bit is added to the original binary number, to produce a binary number with even or odd parity. Such an extra bit can be easily generated using an Ex-OR gate.

Consider the odd parity generator using an Ex-OR gate and a NOT gate shown in fig. Let the 8-bit number $x_7, x_6, x_5, x_4, x_3, x_2, x_1, x_0$ be equal to 01000001. This number has even parity. It means that, when it is applied to an exclusive-OR gate it will produce an output of 0. Because the inverted $x_8 = 1$ and the final 9-bit output is 10100001, it has odd parity. Thus, an Ex-OR can be used to generate parity bits.



Parity Counter

Magnitude

A magnitude circuit that numbers in binary Num the Othe design on two inputs have three Condⁿ, one Cond^d

A -

B -

A compare called a two inputs and three & greater

A

B

0, 0,

0, 1,

1, 0,


1, 1.

Number

Codder Converter

Magnitude Comparator

A magnitude digital Comparator is a Combinational circuit that compares two digital or Binary numbers in order to find out whether one binary Number is equal, less than or greater than the other Binary Number. We logically design a circuit for which we will have two inputs, one for A and other for B and have three output terminals, one for $A > B$ Condition, one for $A = B$ Condition and one for $A < B$ Condition.



1-Bit Magnitude Comparator

A comparator used to compare two bits is called a single bit Comparator. It consists of two inputs each for two single bit numbers and three outputs to generate less than equal to or greater than between two binary numbers.

A	B	$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	1

The logic expression for each output can be expressed as follows:

$$A > B : AB'$$

$$A < B : A'B$$

$$A = B : A'B' + A \cdot B$$

Example 2-bit Comparators (in 8-bit binary)

A_1, A_0 and B_1, B_0 are inputs to the 2-bit comparators.

Four outputs are produced: $A > B$, $A = B$, $A < B$, and $A \neq B$.

For $A > B$, if $A_1 > B_1$ or $A_1 = B_1$ and $A_0 > B_0$, then $A > B$.

For $A < B$, if $A_1 < B_1$ or $A_1 = B_1$ and $A_0 < B_0$, then $A < B$.

For $A = B$, if $A_1 = B_1$ and $A_0 = B_0$, then $A = B$.

For $A \neq B$, if $A_1 \neq B_1$ or $A_1 = B_1$ and $A_0 \neq B_0$, then $A \neq B$.

Truth table for 2-bit comparator:

A_1	A_0	B_1	B_0	$A > B$	$A = B$	$A < B$	$A \neq B$
0	0	0	0	0	1	0	0
0	0	0	1	1	0	0	1
0	1	0	0	1	0	1	0
0	1	0	1	1	0	0	1
1	0	0	0	0	0	1	1
1	0	0	1	0	1	0	0
1	1	0	0	0	0	1	1
1	1	0	1	1	0	0	0

Implementation of 2-bit comparator:

Implementation of 2-bit comparator: