



# Adder\_1




## Adder\_n (RCA)




## Adder\_n-cla


4-bit example



## adder - n - prefix




## Compare - eq



## Compare - lt

$$A - B = A + \bar{B} + 1$$



$$\text{out}[3] = \text{en} \cdot \text{h}[3] \cdot \text{in}[0]$$

$$\text{out}[2] = \text{en} \cdot \text{h}[2] \cdot \overline{\text{in}[0]}$$

## décoder 1-2

en	in	out[1]	out[0]
0	x	0	0
1	0	0	1
1	1	1	0

$$\text{out}[0] = \text{en} \cdot \text{in}$$

$$\text{out}[1] = \text{en} \cdot \text{in}$$

## décoder 2-4


en	in[1]	in[0]	out[3]	out[2]	out[1]	out[0]
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

$$\text{out}[0] = \text{en} \cdot \text{in}[0] \cdot \text{in}[1]$$


$$\text{out}[1] = \text{en} \cdot \overline{\text{in}[0]} \cdot \text{in}[1]$$




## decoder - 3 to 8




## decoder - 4 to 16



## decoder 5 to 32




## Pulse Generator







## EDGE DETECTOR




## PWM



## TRIANGLE-GEN



# ALU



CONTROL [3:0] {

AND = 0001

OR = 0010

XOR = 0011

SLL = 0101

SRL = 0110



SRA = 0111

ADD = 1000

SUB = 1100

SLT = 1101



SLTU = 1111 }




CONTROL [2]



# ALU



## ALU MUX




## zero



## equal



## OVERFLOW



# RISC-V CPU (RV32i)

