## 0306\_ESE\_MCQ\_MCA\_Sem 4

ECC 402- Microcontrollers

Your email will be recorded when you submit this form

Not singhsparsh@kccemsr.edu.in? Switch account

\* Required

edit your response.

Name of the student *  Sparsh Singh	
Seat Number * 20211EX4071	
Email id * singhsparsh@kccemsr.edu.in	
Branch * EXTC	
Subject Name * MCA	
You're editing your response. Sharing this URL allows others to also	FILL OUT A NEW

**RESPONSE** 

Contact number *	
9082213431	
Which of the following parts of the microprocessor is a second seco	closely related to register?
Processor	
ALU	
CPU	
Memory	
	Clear selection
During the execution of a program, which regist  Instruction registers	ter is initialized first?
During the execution of a program, which regist  Instruction registers  Program Counter  Stack pointer  Program status word	ter is initialized first?
Instruction registers  Program Counter  Stack pointer	ter is initialized first?  Clear selection
Instruction registers  Program Counter  Stack pointer	Clear selection
Instruction registers  Program Counter  Stack pointer  Program status word  3.   A microprocessor is clocked at a rate of 3 GHz. How	Clear selection
Instruction registers Program Counter Stack pointer Program status word  3.   A microprocessor is clocked at a rate of 3 GHz. How	Clear selection
Instruction registers  Program Counter  Stack pointer  Program status word  3.   A microprocessor is clocked at a rate of 3 GHz. How  0.2ns  0.3ns	Clear selection

	microcontroller?
By cha	anging amplitude of Pulse
By kee	eping fixed duty cycle
By cha	anging duty cycle
By inc	reasing power of Pulse
	Clear selection
5.	A CPU generates 32-bit virtual addresses. The page size is 4 KB. The processor
	has a translation look-aside buffer (TLB), which can hold a total of 128 page table entries and is 4-way set associative. The minimum size of the TLB tag is:
11 bit	3
13 bit	3
15 bit	3
20 bit	5
	Clear selection
6.	The high speed memory between the CPU and main memory is called as
Cache	Memory
	I memory
<b>V</b> irtua	
_	dary memory
Secor	dary memory ge memory

Accumulator  Stack Pointer  Program Counter  B register  Clear select  The registers that provide control and status information about Timer/Counters 8051 is  IP, IE  TMOD, TCON  SCON,SBUF  Flag register, Accumulator	
Program Counter  B register  Clear select  8. The registers that provide control and status information about Timer/Counters 8051 is  IP, IE  TMOD, TCON  SCON,SBUF	
Clear select  8. The registers that provide control and status information about Timer/Counters 8051 is  IP, IE  TMOD, TCON  SCON,SBUF	
8. The registers that provide control and status information about Timer/Counters 8051 is  IP, IE  TMOD, TCON  SCON,SBUF	
8. The registers that provide control and status information about Timer/Counters 8051 is  IP, IE  TMOD, TCON  SCON,SBUF	
8051 is  IP, IE  TMOD, TCON  SCON,SBUF	s in
8051 is  IP, IE  TMOD, TCON  SCON,SBUF	s in
<ul><li>TMOD, TCON</li><li>SCON,SBUF</li></ul>	
O SCON,SBUF	
Flag register, Accumulator	
Clear selec	tion
<ol> <li>The higher and lower bytes of a 16-bit register DPTR in 8051 are represe respectively as</li> </ol>	nted
LDPTR and HDPTR	
O DPTRL and DPTRH	
DPH and DPL	
O HDP and LDP	
Clear select	tion

EA(active low)		
PSEN(active low)		
OE(active low)		
ALE		
O ALE		
	Clear selection	
11. The 8051 instruction that is u addressable SFR is	sed to complement or invert the bit of a bit	
○ CLR C		
○ CPL C		
CPL Bit		
ANL Bit		
	Clear selection	
12. The first byte of an absolute	jump instruction in 8051 consists of	
3 LSBs of opcode and 5 MSBs of 11-bit a	address	
5 LSBs of opcode and 3 MSBs of 11-bit a	address	
5 MSBs of opcode and 3 LSBs of 11-bit a	address	
6 MSBs of opcode and 1 LSB of 11-bit ac	ddress	
	Clear selection	

13.	What is the function of a watchdog timer (WDT)?
O It reset	ts the system if applied voltage increased above threshold value
O It reset	ts the system if applied voltage decreases below threshold value
It reset	ts the system if the software fails to operate properly.
O It reset	ts the system if Power failure is detected.
	Clear selection
14.	The instructions that change the sequence of execution are
conditi	ional instructions
Ological	instructions
contro	I transfer instructions
O data tr	ansfer instructions
	Clear selection
15.	In the instruction "MOV TH1, #-3", what is the value that is being loaded in the TH1 register?
OxFCH	
OxFBH	
OxFDH	
OxFEH	
	Clear selection

16. How many registers are there in A	ARM7?
35 register( 28 GPR and 7 SPR)	
37 registers(28 GPR and 9 SPR)	
37 registers(31 GPR and 6 SPR)	
35 register(30 GPR and 5 SPR)	
o register (ou or reality	Classicalistics
	Clear selection
17. How much flash memory do	oes the Atmega328 have?
13K bytes	
32K bytes	
256K bytes	
16K bytes	
	Clear selection
18. What is the capability of AI	RM7 instruction for a second?
110 MIPS	dvi/ histraction for a second:
130 MIPS	
150 MIPS	
125 MIPS	
	Clear selection

Clear selection
ng
Clear selection

Submit

Never submit passwords through Google Forms.

This form was created inside of K.C.College of Engineering And Management Studies And Research. Report <u>Abuse</u>

Google Forms

You're editing your response. Sharing this URL allows others to also edit your response.