







Motivations

Domain Specific Architectures





Instead of having an application being adapted and optimized for a given architecture (DSA or SoC), how we can build a Spatial Specialized

Architecture to efficiently support a given application? How we can map the application on such architecture?

High specialization can be a problem:

algorithms can evolve rapidly making DSA

less efficient


Mapping applications to the architecture is **a complicated task**







EFCL Proposal




SDRs and Deep Learning as driving use cases







First steps



To facilitate further analysis, we want to use data-flow languages to represent the application:

- that naturally describe the business logic of the application
- and its data movements

We want to exploit **both** these types of information









DaCe Overview

Domain Scientist

Problem Formulation

$$\frac{\partial u}{\partial t} - \alpha \nabla^2 u = 0$$











Scientific Frontend



Performance Engineer



Data-Centric Intermediate Representation (SDFG)





Hardware Information

Compiler

Performance Results

Transformed

Dataflow



CPU Binary

GPU Binary


FPGA Modules







Dataflow Programming in DaCe











Parallel Dataflow Programming





Parallel Dataflow Programming




A STATE OF THE STA








Stateful Dataflow Parallel Programming in DaCe












Stateful Dataflow Parallel Programming in DaCe








Meet the Nodes

Conflict Resolution



Defines behavior during conflicting writes









DaCe - Multi Backend Code Generation


CPU Results




GPU Results



FPGA Results



Distributed Memory Results










First steps



In this project we want to utilize DaCe to:


- exploit its Data-Centric Intermediate Representation
- (later on) use it as "frontend", to let user express her own application using a high-level formalism







First steps



Understand how we can efficiently map an application on a given architecture:

- we want to consider heterogeneity
- we want to deal with architecture specific features, such as the presence of a fast on-chip interconnect

Your inputs regarding typical workloads/applications/use cases will be important

Thank you!

