UTSA

The University of Texas at San Antonio™

EE-3233, Lab Lecture 9

Python3, Assembly Language and C with Makefile

Makefile

- Makefiles are a special format of script files that facilitate the creation and compilation of big projects.
- Makefiles include *rules*, which indicate what commands or actions should be run by make.
- The target of a rule may be the name of a file, or simply the name of a list of commands.
- The list of commands included in a rule is called a recipe.
- Each rule may have prerequisite files.

Why Makefile?

- Compiling the source code files for a big project can be chaotic
 - Lots of files to compile
 - File dependency
 - Avoid recompiling every file after a small change
 - Manually rebuilding only what is needed is error prone
 - Linking
- Indispensable for big and complex projects

Targets

 Targets are normally the name of a file (such as an executable) that should be created by the commands part of the recipe. For example, to compile an executable called app, you can write:

```
app: source.c
gcc $^ -o $@
```

This reads as: Run gcc to compile source.c (\$^) and set the output to be an executable target file called app (\$@).

Example

.PHONY indicates that **all** and **clean** are only target names, not target files.

Reads as: all depends on main.c and nop_slide.S. If any of these files doesn't exist, automatically check if there exists an additional rule to create it.

You can use variables in a Makefile (e.g., CC, PY).

```
CC = gcc
PY = python3
.PHONY: all clean
all: main.c nop_slide.S
  $(CC) $^ -o app
nop slide.S: writer.py
  $(PY) $^ 20
clean:
  rm -f app
  rm -f nop slide.S
```

Example



