

# **PB MCU STUDENT LEARNING KIT (PBMCUSLK)**

---

Prototyping Board with Microcontroller Interface

# CONTENTS

<b>CAUTIONARY NOTES .....</b>	<b>5</b>
<b>TERMINOLOGY.....</b>	<b>5</b>
<b>FEATURES .....</b>	<b>6</b>
<b>REFERENCES .....</b>	<b>7</b>
<b>GETTING STARTED.....</b>	<b>7</b>
<b>OPERATION .....</b>	<b>7</b>
POWER.....	7
INPUT SOURCES.....	8
INPUT SELECTION .....	9
VDD SELECTION.....	10
±15V POWER.....	11
MCU MODULE POWER .....	11
INTEGRATED BDM.....	11
USB SPEED.....	12
BDM VOLTAGE.....	12
USER I/O.....	12
LCD PORT .....	13
LCD Port Connectors .....	13
LCD Contrast.....	14
LCD Select .....	14
LCD Enable .....	15
OSCILLATOR SOCKET .....	15
SWITCHES .....	15
PUSHBUTTON SWITCHES.....	16
DIP SWITCHES .....	16
LED'S .....	16
KEYPAD.....	16
POTENTIOMETER.....	17
BANANA JACK.....	17
BNC JACK.....	17
CONNECTED FEATURES .....	17
POT.....	18
PUSH-BUTTON SWITCHES.....	18
LED'S .....	18
BUZZER.....	19
CONNECTED FEATURE ENABLE .....	19
COM PORT .....	19
COM_EN OPTION HEADER .....	20
COM_SEL OPTION HEADER.....	20
RS-232 .....	21
MON08.....	21
<b>SIGNAL BREAKOUT.....</b>	<b>22</b>
USER I/O.....	22
MCU_PORT .....	23

NI-ELVIS INTERFACE .....	23
<i>SIGNAL BREAKOUT</i> .....	24
<b>TROUBLESHOOTING TIPS</b> .....	<b>26</b>
<b>APPENDIX A</b> .....	<b>27</b>
SILKSCREEN.....	27

## FIGURES

Figure 1: Input Power Select .....	10
Figure 2: VDD_SEL Option Header .....	11
Figure 3: MCU_MOD_PWR Option Header .....	11
Figure 4: USB_SPEED Option Header .....	12
Figure 5: LCD_PORT – J13.....	13
Figure 6: J8 – Aux. LCD Connector .....	13
Figure 7: J9 – Aux. LCD Connector .....	14
Figure 8: Contrast Select – JP12 .....	14
Figure 9: SS_SEL Option Header.....	15
Figure 10: LCD_EN Option Header .....	15
Figure 11: Keypad Connector .....	17
Figure 12: COM Port Connector .....	20
Figure 13: COM_EN Option Header .....	20
Figure 14: COM_SEL Option Header .....	21
Figure 15: MCU_COM Option Header.....	21
Figure 16: USER I/O Signal Breakout – J10, J11 .....	22
Figure 17: MCU_PORT Signal Breakout – J5, J6, J7 .....	23
Figure 18: Edge Connector – J1 .....	24
Figure 19: NI-ELVIS Signal Breakout – J2, J3, J4 .....	25

## TABLES

Table 1: Current Limits .....	9
Table 2: 15V_EN Option Header .....	11
Table 3: AMPL Option Header .....	15
Table 4: LED_EN Option Header .....	16
Table 5: POT Connections .....	18
Table 6: PB Switch Connections .....	18
Table 7: LED Connections.....	18
Table 8: User Feature Enable.....	19
Table 9: UFEA Option Header .....	19

## REVISION

Date	Rev	Comments
July 12, 2006	A	Initial Release.

# CAUTIONARY NOTES

Electrostatic Discharge (ESD) prevention measures should be used when handling this product. ESD damage is not a warranty repair item.

Axiom Manufacturing does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under patent rights or the rights of others.

## 3) EMC Information on the PBMCUSLK:

1. This product as shipped from the factory with associated power supplies and cables, has been verified to meet with requirements of CE and the FCC as a CLASS A product.
2. This product is designed and intended for use as a development platform for hardware or software in an educational setting or a professional laboratory.
3. In a domestic environment, this product may cause radio interference. In this case, the user is required to take adequate prevention measures.
4. Attaching additional wiring to this product or modifying the products operation from the factory default as shipped may effect its performance and cause interference with nearby electronic equipment. If such interference is detected, suitable mitigating measures should be taken.

# TERMINOLOGY

This prototyping module uses option selection jumpers to setup configuration. Terminology for use of the option jumpers is as follows:

Jumper – a plastic shunt that connects 2 terminals electrically

Jumper on, in, or installed - jumper is installed such that 2 pins are connected together

Jumper off, out, or idle - jumper is installed on 1 pin only. It is recommended that jumpers be idled by installing on 1 pin so it will not be lost.

# FEATURES

The PBMCUSLK is a full-featured prototyping platform intended for interfacing and programming Freescale MCU development modules in an educational environment. A line of HC(S)12(X), HC(S)08, DSP, and ColdFire modules plug directly into the project board. Other MCU boards can be interfaced directly to the project board by ribbon cable. The PBMCUSLK may also be used as an electronic circuit prototyping environment without MCU support. The project board has been specifically designed for compatibility with the National Instruments Educational Laboratory Virtual Instrumentation Suite (NI-ELVIS). An integrated USB BDM has been provided to allow the user to program, erase, and debug Freescale MCU modules. Features include:

- Large, Replaceable, Solderless Breadboard Area
- Integrated HC(S)12(X)/HCS08 Multilink BDM
  - Allows debugging target processor via background debug mode
  - Provides all necessary signals to target processor
  - USB port connection
- 60-pin MCU Interface Connector, break-out on both ends of prototype area
- PCI Style Card-Edge connector designed for use with National Instrument's NI-ELVIS platform
- Signal Breakout arranged logically around Breadboard Area
- Power Input from included wall-plug transformer, integrated USB-BDM, or from NI-ELVIS workstation
- On-board voltage regulators provide 4 different voltage levels
  - 5VDC @ 500mA
  - 3.3VDC @ 500mA
  - +15VDC @ 50mA
  - -15VDC @ 50mA
  - NOTE:  $\pm 15V$  is not available when powered from USB-BDM
  - LED indicators for each voltage level
- User selectable voltage to on-board logic devices
  - Option jumper to enable voltage output to MCU Port Connector
- 2 Banana Connectors
- 1 BNC Connector
- 8-pin Keypad connector
- 1 Single-turn User Potentiometer
  - Connected to MCU\_PORT connector w/ separate enable
- 8-char x 2-line LCD panel
  - Fixed and Variable Contrast
  - Selectable Chip Select
  - Option header to disconnect signal lines
- COM Port
  - 9-pin DSUB connector
  - RS-232 Interface with option to isolate transceiver
  - COM\_SEL jumper selects configuration between:
    - RS-232 signals to transceiver
    - MON08 Interface Port
  - Access to COM signals at Signal Breakout Connector
- Socket for Optional Crystal Oscillator
  - User selectable output amplitude - 5V or 3.3V
- 8 Active-High Green LED's, Buffered, with enable
  - 4 LED's connected to MCU\_PORT connector w/ separate enable
- 8 Active-Low Push Button Switches
  - 4 Push Button Switches connected to MCU\_PORT connector w/ separate enable
- 8 Active-High DIP Switches,

- 1 External-drive Buzzer
  - Connected to MCU\_PORT connector w/ separate enable
- Mounting hole placement allows the student to carry the Project Board in a standard 3-Ring binder.

Specifications:

Module Size: 8.5" x 11"

Power Input: +9V @ 1.2A typical

## REFERENCES

Reference documents are provided on the support CD in Acrobat Reader format. Further information, including project examples, can be found on the Axiom Manufacturing web site at [www.axman.com](http://www.axman.com).

PBMCUSLK\_SCH\_B.pdf

PBMCUSLK\_UG.pdf

PBMCUSLK\_QSG.pdf

CSM12C32\_UG.pdf

CSM12C32\_SCH\_B.pdf

PB PBMCUSLK Schematic, Rev A

PB PBMCUSLK User Guide (this document)

PBMCUSLK Quick Start Guide

CSM-12C32 User Guide

CSM-12C32 Schematic, Rev B

## GETTING STARTED

To get started quickly, please refer to the Getting Started with the Microcontroller Student Learning Kit included on the Support CD. The quick start will show the user how to configure the board for use with the CSM12C32 module. The quick start will also show the user how to install the latest version of Metrowerks' CodeWarrior software tools and how to create, build, and debug a simple application.

**NOTE: Install the CodeWarrior Development Studio tools and all applicable patches before attempting to connect the PBMCUSLK to a host PC.**

## OPERATION

The PBMCUSLK allows users to quickly and easily prototype electronic circuits with, or without, MCU support. It provides a variety of commonly used circuits pre-installed and ready for use. Dual-row header sockets placed around the prototyping area provide convenient access to all on-board features. Connections between these signals and the breadboard are made using solid, 22ga, jumper wire connected to the proper socket header location. A package of jumper wires is included with the project board. The sections below describe, in detail, the functionality of the PBMCUSLK.

### Power

The PBMCUSLK may be used as a stand-alone prototyping platform or in conjunction with the NI-ELVIS platform. The project board will accept power input from the included wall-plug

transformer or from the NI-ELVIS workstation. The project board may also be powered from the integrated USB BDM.

CAUTION: Exercise care when configuring power input and output selections to prevent damage to the project board or connected circuitry.

## *Input Sources*

The PBMCUSLK provides the user 4 discrete working voltage levels: 5V, 3.3V, +15V, and -15V. The 5V and the  $\pm 15$ V rails have multiple input sources while the 3.3V rail is derived from the 5V rail in all configurations. Option headers JP1 (P\_SEL\_A), JP2 (PSEL\_B), and JP3 (VDD\_SEL) configure power routing on the project board. See the Input Selection section below for details on setting up power configuration for the project board.

The 5V rail is driven from one of three input sources. In stand-alone operation, the 5V rail may be supplied by the on-board voltage regulator, the integrated BDM, or the NI-ELVIS workstation. A barrel connector input at VIN accepts a 2.1mm, center-positive, barrel plug, allowing power to be supplied by a transformer or desktop power supply. Input voltage on VIN must be kept between +8V and +12V for proper operation. Typical input is +9V. Although VR1 will accept inputs to 20V, increasing the input voltage will increase the voltage drop across the part. This may lead to excessive temperatures causing the part to shut down.

The 5V rail is derived from the on-board voltage regulator at VR1. VR1 supplies a maximum of 1A of current to the project board. The regulator features over-current and over-temperature protection. The regulator will automatically shut down if current or temperature exceeds rated specifications.

The integrated BDM drives the 5V rail directly from the USB bus. Note that when powering the project board from the integrated USB BDM, **total** current drain must not exceed **500mA**. Total current drain includes the BDM circuit, all enabled project board circuitry, any attached MCU module, and any additional prototype circuitry connected to the project board. Excessive current drain will violate the USB specification and will cause the USB bus to shutdown.

When attached to the NI-ELVIS workstation, the 5V rail is driven through connector J1 from the workstation. Refer to the NI-ELVIS workstation user manual for further details.

The 3.3V rail is supplied from an on-board regulator located at VR2. The VR2 input is connected to the 5V input through selection header PSEL\_B. VR2 supplies a maximum of 500mA of current to the project board. The 3.3V regulator also features over-current and over-temperature protection.

The  $\pm 15$ V rails are supplied from either an on-board boost regulator at PS1 or the NI-ELVIS workstation through connector J1. The PS1 input is derived from VIN connector through the regulator at VR1. If powered from VIN and an external power supply, current on the  $\pm 15$ V rails is limited to 50 mA. In this configuration, PS1 will consume 500mA of current output from VR1. If powered from the NI-ELVIS workstation, the  $\pm 15$ V rails are provided directly from the workstation. The workstation will provide a maximum current on the  $\pm 15$ V rails of 500 mA. The PS1 voltages and the J1 voltages are diode OR'ed to prevent component damage.



Total current available is dependent on the configuration chosen and the load placed on each voltage rail. For instance, consider the following setup. The project board is powered from a transformer connected to VIN. A 50mA load is placed on the +15V and the -15V rails for the analog portion of the circuit. Additionally, a 500mA load is placed on the 3.3V rail. In this configuration, any load placed on the 5V rail will cause an over-current condition in regulator VR1.

The table below lists current limits for each voltage rail in different input configurations. Each current limit shows the maximum provided except in the case of the USB input. The USB input assumes the USB circuitry consumes 200mA of peak current. It is the users responsibility to ensure current limits are not exceeded in any configuration.

**Table 1: Current Limits**

POWER LIMITS	USB	5V, 300mA
		3.3V, 200mA
		N/A
	VIN	5V, 500mA
		3.3V, 500mA
		±15V, 50mA
	J1	5V, 500mA
		3.3V, 500mA
		±15V, 500mA
		±12V, 500mA


Total current drain from USB bus **must not** exceed 500 mA. Excessive current drain will violate the USB specification.

NOTE: 3.3V rail is derived from 5V rail for all inputs. Total current available on 3.3V rail is limited by total current available on 5V rail.

## Input Selection

The PBM CUSLK sources power from the VIN barrel connector, the USB BDM, or connector J1. The barrel connector is situated on the project board to prevent connection of an external power supply while connected to the NI-ELVIS workstation. Two selection headers determine the source of input power to the project board. These selection headers are situated to prevent selecting 2 input power sources at the same time.

Selection headers PSEL\_A (JP1) and PSEL\_B (JP2) determine which input source is selected to supply power to the project board. PSEL\_A selects either connector VIN or connector J1 as an input source. PSEL\_B selects either the output of PSEL\_A or the USB BDM as an input source. The output of PSEL\_A connects directly to pin 3 of PSEL\_B. The output of PSEL\_B drives the 5V rail and the input of the 3.3V regulator, VR2.

**Figure 1: Input Power Select**

Power input on the barrel connector is supplied by the included wall-plug transformer or a desktop power supply. Input voltage on this connector should be between +8V and +12V. Higher input voltages may cause excessive heating and force VR1 into thermal shutdown.

Power input from the USB connector is drawn from the USB bus. Care must be exercised not to draw too much power when connected to the USB bus. USB2.0 specifications limit the total current drain from the bus to less than 500mA. Exceeding this limit will cause the USB device to disconnect and may damage the project board or host PC.


### *VDD Selection*

The operating voltage level VDD supplies all on-board logic devices on the PBMCUSLK. An option header allows the user to set VDD at either 5V or 3.3V.

When the project board is connected to a wall-plug transformer, voltage regulator VR1 provides the 5V rail and regulator VR2 provides the 3.3V rail. Regulator VR1 is rated for a maximum current output of 1A while regulator VR2 is rated for a maximum current output of 500mA. In this configuration,  $\pm 15V$  is provided by the regulator at PS1. Both PS1 and VR2 derive their input from VR1. This setup may limit available current in mixed voltage applications. Each regulator is internally current limited to prevent damage from inadvertent, short circuits of **short duration**. The regulator at PS1 is not protected from continuous short-circuits on its output.

When connected to NI-ELVIS, the 5V rail is provided by the workstation. This input also drives the 3.3V regulator at VR2.  $\pm 15V$  is available from the workstation and PS1 is not connected.

A 3-pin option header, JP3, VDD\_SEL, allows the user to select the operating voltage routed to VDD. The 5V selection routes 5VDC to on-board logic while the 3.3V selection routes 3.3VDC to on-board logic. All voltage levels are conveniently arranged around the prototype area to allowing easy access.  $\pm 15V$  voltage inputs are diode OR'ed and available at connector J4.

**Figure 2: VDD\_SEL Option Header**

CAUTION: Exercise care to select the correct operating voltage when interfacing to on-board logic to prevent damaging circuit elements.

### *±15V Power*


The PBMCUSLK includes a DC-DC converter at PS1 to supply  $\pm 15V$  for use in analog circuit construction and analysis. PS1 provides a maximum of 50mA on each output. PS1 draws its input from the +5V rail. An option header at JP11 disables PS1 if not needed. Disabling PS1 when not used conserves power and will prolong the life of the +5V LDO at VR1.

**Table 2: 15V\_EN Option Header**

Shunt	Effect
ON	Enables PS1 output to the project board
OFF	Disables PS1 output to the project board

### *MCU Module Power*

The PBMCUSLK may optionally power modules attached to the MCU\_PORT connector. Two, 2-pin headers at JP4A and JP4B enable or disable power to the MCU\_PORT. Installing shunts at positions labeled VDD and GND connects MCU\_PORT, pin 1 to VDD on the project board and MCU\_PORT, pin 3 to GND on the project board. Note that to complete the circuit, both shunts must be installed. If not used, both shunts should be removed.

**Figure 3: MCU\_MOD\_PWR Option Header**

CAUTION: When using this option selections make sure the module connected to the MCU\_PORT is not configured to source voltage to the project board. Damage to both the project board and attached module may result.

## **Integrated BDM**

The PBMCUSLK board features an integrated USB BDM from P&E Microcomputer Systems. The integrated BDM supports application development and debugging via background debug mode. All necessary signals are provided by the integrated BDM. A USB, type B, connector provides connection from the target board to the host PC. Communication and control signals

(BGND, RESET\*) are connected directly to the MCU\_PORT. This arrangement allows the user to program and debug a line of MCU modules from Axiom Manufacturing directly without additional cabling.

The integrated USB BDM provides 5V power and ground to target board eliminating the need to power the board externally. Power provide by the integrated BDM is derived from the USB bus. Total current consumption for the project board, and connected circuitry, must not exceed **500mA**. This is the current supplied by the USB cable to the BDM, target board, and any connected circuitry. Excessive current drain will violate the USB specification causing the USB bus to shutdown.

### *USB Speed*

The communications speed over the USB bus is controlled by the USB\_SPEED header. When shipped from the factory, the board is configured for high-speed operation. If the user encounters a communication failure, or erratic behavior, USB communication speed may be reduced by setting this option jumper to Full. Slowing the communications rate often resolves any problem encountered.

**Figure 4: USB\_SPEED Option Header**



CAUTION: Do not allow total current drain to exceed 500mA when powered from the USB BDM.

### *BDM Voltage*

The integrated BDM is designed to interface with either 5V or 3.3V circuits. The VDD level selected on the PBMCUSLK is fed back to the BDM to set output drive levels. The VDD level is selected by JP3 (VDD\_SEL) option header. Further details on operating voltage selection may be found in the POWER section above.

As noted above, **total** current drain from the integrated BDM must not exceed **500mA**. Excessive current drain will violate the USB 2.0 specification causing the USB bus to shutdown.

## **User I/O**

The PBMCUSLK provides an array of User I/O to allow connection of auxiliary components such as signal input, test equipment, Keypads, or LCD displays.

## LCD PORT

The PBM CUSLK applies an 8-char x 2-line LCD module to support application development requiring character display output. The display is connected directly to the MCU PORT pins allowing direct interface to line of plug-in modules designed by Axiom Manufacturing. The PBM CUSLK also provide 2 additional LCD connectors to support larger displays. To utilize an alternate display, the installed display must be removed and the correct header installed. The PBM CUSLK supports STN, Reflective displays up to 20-char x 4-lines.

The contrast is selectable by the user between either a Fixed Mode or Adjustable Mode. The fixed mode is pre-set to a contrast easily viewable in ambient, indoor lighting. The adjustable mode allows the user to lighten or darken the contrast using the POT.

The LCD setup does not support current cursor position read-back.

### LCD Port Connectors

The LCD control and data signals are connected directly to the MCU\_PORT I/O headers. The signal arrangement is designed to coincide with the SPI port of a line of plug-in modules designed by Axiom Manufacturing. To provide maximum flexibility, the select signal SS\* has been connected to both a dedicated SS\* output and to a GPIO signal on the MCU module. An option header at SS\*, selects the select signal source. An option header at LCD\_EN also allows the user to disconnect the LCD module from the MCU\_PORT signal lines. To prevent signal corruption when using the SPI signals as general purpose I/O, the user should remove the shunts on LCD\_EN and SS\* option headers.

**Figure 5: LCD\_PORT – J13**

GND	1	2	VDD
CONTRAST	3	4	RS
R/W*	5	6	EN
DB0	7	8	DB1
DB2	9	10	DB3
LCD_D4	11	12	LCD_D5
LCD_D6	13	14	LCD_D7

SPI data bit definitions to LCD Port:  
 LCD\_D[7..4] – LCD data bits D[3..0]  
 DB[3..0] – Unused, 10K ohm pull-downs installed  
 R/W – Read/Write pin, set to 0 volts, Read only  
 EN – LCD enable input, 1 = LCD enable  
 CONTRAST – LCD contrast input  
 RS – Register Select, 0 = LCD Command, 1 = LCD Data

Connector J8 allows the use on alternate displays up to 20-char x 4-lines. This header is not installed in default configurations. Connector J8 is a mirror image of the LCD\_PORT connector.

**Figure 6: J8 – Aux. LCD Connector**

5V	2	1	GND
RS	4	3	CONSTRAS
EN	6	5	R/W*
DB1	8	7	DB0
DB3	10	9	DB2
LCD_D5	12	11	LCD_D4
LCD_D7	14	13	LCD_D6

SPI data bit definitions to LCD Port:  
 LCD\_D[7..4] – LCD data bits D[3..0]  
 DB[3..0] – Unused, 10K ohm pull-downs installed  
 R/W – Read/Write pin, set to 0 volts, Read only  
 EN – LCD enable input, 1 = LCD enable  
 CONTRAST – LCD contrast input  
 RS – Register Select, 0 = LCD Command, 1 = LCD Data

Connector J8 allows the use on alternate displays up to 20-char x 4-lines. This header is not installed in default configurations.

**Figure 7: J9 – Aux. LCD Connector**

GND	<b>1</b>
5V	<b>2</b>
CONTRAST	<b>3</b>
RS	<b>4</b>
R/W*	<b>5</b>
EN	<b>6</b>
DB0	<b>7</b>
DB1	<b>8</b>
DB2	<b>9</b>
DB3	<b>10</b>
LCD_D4	<b>11</b>
LCD_D5	<b>12</b>
LCD_D6	<b>13</b>
LCD_D7	<b>14</b>

SPI data bit definitions to LCD Port:

LCD\_D[7..4] – LCD data bits D[3..0]

DB[3..0] – Unused, 10K ohm pull-downs installed

R/W – Read/Write pin, set to 0 volts, Read only

EN – LCD enable input, 1 = LCD enable

CONTRAST – LCD contrast input

RS – Register Select, 0 = LCD Command, 1 = LCD Data


## LCD Contrast

The PBMCUSLK offers two methods for controlling the LCD panel contrast – Fixed or Adjustable. The fixed option provides near maximum contrast and supports all STN, Reflective, type LCD panels. The fixed mode is pre-set to a contrast easily viewable in ambient, indoor lighting. The adjustable option allows the use on the on-board POT to vary the contrast voltage applied to the LCD panel. This allows the user to apply temperature or lighting compensation if needed.

**Figure 8: Contrast Select – JP12**



Selects on-board POT to allow adjustment of LCD contrast voltage.



Selects fixed LCD contrast voltage.

## LCD Select


To allow maximum flexibility, the control signal used to transfer data to the LCD panel is selectable. Option header SS\_SEL selects between the SPI port SS\* signal or the GPIO signal connected to MCU\_PORT-25.

**Figure 9: SS\_SEL Option Header**

NOTE: To prevent signal corruption when using the SPI signals as GPIO, the user should idle the SPI circuitry by removing the SS\* jumper.

## LCD Enable

The LCD\_EN option header allows module SPI signals to be used as general purpose I/O if needed. To use the SPI signals as general purpose I/O, simply remove the shunts at this option header.

**Figure 10: LCD\_EN Option Header**

## Oscillator Socket

The PBM CUSLK provides a socket for an optional Clock Oscillator. The socket is configured to accept either 8-pin or 14-pin canned clock oscillators. An AMPL option jumper allows the use of 5V oscillators to drive 3.3V circuits. Removing the option jumper routes the clock output through a simple voltage divider thereby reducing the output amplitude. Installing the option jumper allows a 5V, peak, clock output. This output is routed to the signal breakout header located adjacent to the breadboard.

**Table 3: AMPL Option Header**

Shunt	Effect
ON	Oscillator Output at Full Amplitude – 5V <sub>pp</sub>
OFF	Oscillator Output at Reduced Amplitude – 3.3V <sub>pp</sub>

## Switches

The PBM CUSLK provides two types of switches for use as input devices. Eight normally open push button switches and eight normally open DIP switches arranged in two banks of four switches each. All switches are biased to provide a known voltage level while in the inactive state.

## PUSHBUTTON SWITCHES

Each push button switch is configured for active-low operation. When pressed (closed) the associated signal line is pulled to GND through a 1 k $\Omega$ , current-limit resistor. A 10k ohm resistor pulls each signal line to VDD when the switch is released (open). Each push-button switch output is routed to the signal breakout header located adjacent to the breadboard. Four push-button switches are connected directly to the MCU\_PORT connector. See Connected Features section below for details.

## DIP SWITCHES

Each DIP switch is configured for active-high operation. When ON (closed), each switch leg is individually pulled to VDD through a 100  $\Omega$  series, current limit resistor. A 10k ohm resistor pulls each signal line to GND when the switch is OFF (open). Each DIP switch output is routed to the signal breakout header located adjacent to the breadboard.

## *LED's*

The PBM CUSLK provides 8, green, LED's, for use as output indicators. Each LED is configured for active-high operation. Each LED is individually driven by an ACT buffer allowing either 5V or 3.3V input levels. The input level is determined by VDD selection. A 10K ohm resistor holds each buffer input low to prevent inadvertent LED activation. The LED buffer driver may be disabled by removing the shunt at LED\_EN. LED inputs are routed to the signal breakout header located adjacent to the breadboard. Four LED's are connected directly to the MCU\_PORT connector. See Connected Features section below for details.

**Table 4: LED\_EN Option Header**

Shunt	Effect
ON	Enable LED Output
OFF	Disable LED Output

## *Keypad*

The KEYPAD connector supports connection of a passive 12-key or 16-key keypad. The KEYPAD connector is routed directly to the signal breakout located adjacent to the breadboard. No current-limit is provided on this connection and should be provided by the user if required.



**Figure 11: Keypad Connector**

KEYPAD 8	8
KEYPAD 7	7
KEYPAD 6	6
KEYPAD 5	5
KEYPAD 4	4
KEYPAD 3	3
KEYPAD 2	2
KEYPAD 1	1

These signal connect directly to the User I/O signal breakout connector located below the breadboard.

### *Potentiometer*

The PBMCUSLK provides a single-turn, 5K ohm trim potentiometer for use in circuit prototyping. The POT may be used to analog input signals. This signal is routed to the signal breakout header located adjacent to the breadboard. A bypass capacitor on the output provides minimal smoothing on the POT signal.

The POT is configured as a Connected Feature. See Connected Features section below for details.

### *Banana Jack*

The PBMCUSLK provides two 4.0mm Banana jacks for use as auxiliary I/O. These connectors may be used for auxiliary signal input or for signal output to test equipment. The Banana jacks are color-coded, red, and black. The center conductor of each jack is routed to the User I/O Signal Breakout connector located adjacent to the breadboard area.

### *BNC Jack*

The PBMCUSLK provides one BNC jack for use as auxiliary I/O. This connector may be used for auxiliary signal input or for signal output to test equipment. The center conductor (BNC+) and shield (BNC-) are routed separately to the User I/O Signal Breakout connector located adjacent to the breadboard area. For proper operation, both signals must be connected. For most circuit configurations, BNC- should be connected to GND.

## **Connected Features**

To simplify circuit construction and emphasize software development, several user features have been connected to the MCU\_PORT through FET switches. The FET switches are controlled by enable signals that are also routed to the MCU\_PORT header. This setup allows the user to electronically connect and disconnect each connected feature group. A 6-position jumper allows the user to disconnect the enable signal if applying the associated port to other uses. Connected Features include a POT, 4 push-button switches, and 4 LED's. Each feature group function is more fully described elsewhere in this User Guide.

## *POT*

The POT signal is routed to MCU\_PORT-20 through a FET switch. This feature is controlled by a GPIO port signal on MCU\_PORT-32 allowing the user to enable or disable this feature under MCU control. An option header at UFEA isolates this enable signal allowing the user to apply the GPIO signal for other uses.

**Table 5: POT Connections**

FEATURE	CONNECTION
POT	MCU_PORT – 20
ENABLE	MCU_PORT - 32
OPTION	UFEA -4 (POT)

## *PUSH-BUTTON SWITCHES*

PB1 – PB4 are connected the MCU\_PORT through a FET bus switch. This feature is controlled by a GPIO port signal connected to MCU\_PORT-36 allowing the user enable or disable this feature under MCU control. An option header at UFEA isolates this enable signal allowing the user to apply the GPIO signal for other uses.

**Table 6: PB Switch Connections**

FEATURE	CONNECTION
PB1	MCU_PORT – 9
PB2	MCU_PORT – 11
PB3	MCU_PORT – 29
PB4	MCU_PORT – 31
ENABLE	MCU_PORT – 36
OPTION	UFEA -2 (PB)

## *LED's*

LED1 – LED4 are connected the MCU\_PORT through a FET bus switch. This feature is controlled by a GPIO port signal connected to MCU\_PORT-34 allowing the user enable or disable this feature under MCU control. An option header at UFEA isolates this enable signal allowing the user to apply the GPIO signal for other uses.

**Table 7: LED Connections**

FEATURE	CONNECTION
PB1	MCU_PORT – 33
PB2	MCU_PORT – 35
PB3	MCU_PORT – 37
PB4	MCU_PORT - 39
ENABLE	MCU_PORT - 34
OPTION	UFEA -3 (LED)

## Buzzer

The PBMCUSLK features an external drive buzzer for audible applications. The buzzer is connected to the MCU\_PORT through an option header at UFEA. The buzzer is connected to a TIMER / PWM port on all current MCU modules. The buzzer is connected directly to the MCU\_PORT connector and does not require an enable signal similar to the other Connected Features.

## Connected Feature Enable

Each Connected Feature is enabled by applying the appropriate signal level to the enable line for that feature set. Each connected feature group may be enabled or disabled independently of the other groups. Note, that enable signal logic levels are not the same for all feature groups. The appropriate logic level for each group is shown in the table below. Each Connected Feature is enabled as a group; i.e. all push-buttons are enabled or disabled, all LED's are enabled or disabled, the POT is enabled or disabled.

**Table 8: User Feature Enable**

USER FEATURE	ENABLE SIGNAL		SIGNAL LEVEL	
			ENABLE	DISABLE
Push-Buttons	PB_EN	MCU_PORT-36	0	1
LED's	LED_EN	MCU_PORT-34	0	1
POT	POT_EN	MCU_PORT-32	1	0

**NOTE:** Enable signal levels are not the same for all Feature Groups

To prevent signal corruption, each enable signal may be isolated from the MCU\_PORT. An option header at UFEA allows each enable signal to be isolated individually. This allows the GPIO port signal applied to the Connected Feature Enable to be used for other purposes.

**Table 9: UFEA Option Header**

UFEA			SHUNT	
			ON	OFF
BZ	1	2	ENABLE	DISABLE
PB	3	4	ENABLE	DISABLE
LED	5	6	ENABLE	DISABLE
POT	7	8	ENABLE	DISABLE

## COM Port

A single DB9 connector is provided to support communications applications development on the PBMCUSLK. Signals from the DB9 connector are routed directly to the breakout connector located adjacent to the breadboard. This allows implementation of communication protocols not supported on the PBMCUSLK.


The PBMCUSLK also provides a single RS-232 communications port configured as a DCE device. An RS-232 transceiver provides RS-232 signal level to TTL/CMOS logic level translation

services. The COM\_EN option header allows data and handshake signals to be connected directly to the transceiver. The RS-232 translator operates at either 3.3V or 5V.

MON08 communications are also supported through the COM connector supporting serial monitor operation on HC08 modules. The COM\_SEL selects between RS-232 operation and MON08 operation.

The TX and RX signals are connected directly to the MCU\_PORT to allow direct input on all currently developed modules. The MCU\_COM option header enables this input. Each RS-232 signal is also connected signal breakout connector located adjacent to the breadboard. This allows the user to implement communications protocols not built-in to the project board.


**Figure 12: COM Port Connector**



### *COM\_EN Option Header*


The COM\_EN option header allows the user to disconnect the on-board RS-232 transceiver. This allows the user to implement alternate communications protocols such as RS422/485 without conflict from the installed transceiver.

**Figure 13: COM\_EN Option Header**



### *COM\_SEL Option Header*

The COM\_SEL option header selects between RS-232 communications mode and MON08 communications mode.

**Figure 14: COM\_SEL Option Header**

## RS-232

Translated RS-232 signals TX and RX are available to the user at the signal breakout header located adjacent to the breadboard. Translated handshaking signals RTS and CTS are also available. The user will need to configure hand-shaking as required by the communications application used.

To ease application development, communications signals TX and RX are connected the MCU\_PORT headers. This simplifies cable routing when using the PBMCUSLK and an attached module. The MCU\_COM option header is used to route these signals from the on-board transceiver to the MCU\_PORT headers. To use the signals as general-purpose I/O, simply remove the shunts at the MCU\_COM option header.

**Figure 15: MCU\_COM Option Header**

## MON08

A single wire MON08 interface is available to the user at the signal breakout header located adjacent to the breadboard. A zener diode and resistor combination provides the high-voltage (VTST) necessary to force MON08 monitor mode. This voltage is fixed at 8.2V and may be excessive for 3.3V HC08 MCU's. It is the users responsibility to reduce the VTST voltage level if necessary. VTST is available when the board is powered either from the VIN connector or from the NI-ELVIS workstation.

# SIGNAL BREAKOUT

An important feature of the PBM CUSLK is the large, centrally located, breadboard area. Dual-row socket headers strategically placed around the breadboard provide signal access to the on-board circuits. Signal breakout may be grouped into 3 broad categories: MCU Access Signals, User I/O Signals, and NI-ELVIS Signals

## USER I/O

User I/O signal breakout connectors provide access to all on-board components. These connectors are located adjacent to the breadboard with signals strategically located to simplify access. Each signal and signal group is labeled to ease signal identification and location. To ease prototyping, each signal is routed to two socket locations. This allows the user to easily route each to signal to multiple locations if desired. The table below details the USER I/O Signal Breakout connectors.

**Figure 16: USER I/O Signal Breakout – J10, J11**

J10		J11	
USER I/O	PB 1	1	2
	PB 2	3	4
	PB 3	5	6
	PB 4	7	8
	PB 5	9	10
	PB 6	11	12
	PB 7	13	14
	PB 8	15	16
	LED 1	17	18
	LED 2	19	20
	LED 3	21	22
	LED 4	23	24
	LED 5	25	26
	LED 6	27	28
	LED 7	29	30
	LED 8	31	32
	5 V	33	34
	GND	35	36
	3.3 V	37	38
	VTST	39	40
	VDD	41	42
	POT	43	44
	SW1-1	45	46
	SW1-2	47	48
	SW1-3	49	50
	SW1-4	51	52
	SW2-1	53	54
	SW2-2	55	56
	SW2-3	57	58
	SW2-4	59	60
		J11	
		AUX_OSC	1 2
		MON08	3 4
		TXD	5 6
		RXD	7 8
		RTS	9 10
		CTS	11 12
		DSUB 1	13 14
		DSUB 2	15 16
		DSUB 3	17 18
		DSUB 4	19 20
		DSUB 6	21 22
		DSUB 7	23 24
		DSUB 8	25 26
		DSUB 9	27 28
		KEYPAD 1	29 30
		KEYPAD 2	31 32
		KEYPAD 3	33 34
		KEYPAD 4	35 36
		KEYPAD 5	37 38
		KEYPAD 6	39 40
		KEYPAD 7	41 42
		KEYPAD 8	43 44
		VDD	45 46
		5V	47 48
		GND	49 50
		GND	51 52
		BNC+	53 54
		BNC -	55 56
		BANANA B	57 58
		BANANA A	59 60

**NOTE:** Signal DSUB-9 is connected directly to GND

## MCU\_PORT

A unique feature of the P BMCUSLK is the ability to interface directly with a line of MCU Development Boards from Axiom Manufacturing. These development boards either plug directly into the MCU\_PORT or connect through a ribbon cable. The signals originating at the MCU\_PORT connector are routed to two sets of dual-row socket headers located at both ends of the breadboard. All MCU\_PORT signals are available at both signal breakout locations. This allows the user to easily prototype circuits at either end of the breadboard. Signal placement at these breakout locations is dependent on signal orientation at the MCU\_PORT. See the user manual for the specific MCU module for signal breakout.

**Figure 17: MCU\_PORT Signal Breakout – J5, J6, J7**

J5			J6			J7					
M1	1	2	M2	M1	1	2	M2	M1	1	2	M2
M3	3	4	M4	M3	3	4	M4	M3	3	4	M4
M5	5	6	M6	M5	5	6	M6	M5	5	6	M6
M7	7	8	M8	M7	7	8	M8	M7	7	8	M8
M9	9	10	M10	M9	9	10	M10	M9	9	10	M10
M11	11	12	M12	M11	11	12	M12	M11	11	12	M12
M13	13	14	M14	M13	13	14	M14	M13	13	14	M14
M15	15	16	M16	M15	15	16	M16	M15	15	16	M16
M17	17	18	M18	M17	17	18	M18	M17	17	18	M18
M19	19	20	M20	M19	19	20	M20	M19	19	20	M20
M21	21	22	M22	M21	21	22	M22	M21	21	22	M22
M23	23	24	M24	M23	23	24	M24	M23	23	24	M24
M25	25	26	M26	M25	25	26	M26	M25	25	26	M26
M27	27	28	M28	M27	27	28	M28	M27	27	28	M28
M29	29	30	M30	M29	29	30	M30	M29	29	30	M30
M31	31	32	M32	M31	31	32	M32	M31	31	32	M32
M33	33	34	M34	M33	33	34	M34	M33	33	34	M34
M35	35	36	M36	M35	35	36	M36	M35	35	36	M36
M37	37	38	M38	M37	37	38	M38	M37	37	38	M38
M39	39	40	M40	M39	39	40	M40	M39	39	40	M40
M41	41	42	M42	M41	41	42	M42	M41	41	42	M42
M43	43	44	M44	M43	43	44	M44	M43	43	44	M44
M45	45	46	M46	M45	45	46	M46	M45	45	46	M46
M47	47	48	M48	M47	47	48	M48	M47	47	48	M48
M49	49	50	M50	M49	49	50	M50	M49	49	50	M50
M51	51	52	M52	M51	51	52	M52	M51	51	52	M52
M53	53	54	M54	M53	53	54	M54	M53	53	54	M54
M55	55	56	M56	M55	55	56	M56	M55	55	56	M56
M57	57	58	M58	M57	57	58	M58	M57	57	58	M58
M59	59	60	M60	M59	59	60	M60	M59	59	60	M60

## NI-ELVIS Interface

The NI-ELVIS interface consists of a PCI style connector located at J1 and 3 dual-row socket headers. Connector J1 connects the P BMCUSLK directly to the NI-ELVIS workstation. All NI-ELVIS signals are routed to a signal breakout connector conveniently located adjacent to the

breadboard. Refer to the NI-ELVIS User Guide for details on the functioning of the NI-ELVIS platform. In the figure below, all 'B' pins are on the top layer of the project board and all 'A' pins are on the bottom layer of the project board.

**Figure 18: Edge Connector – J1**

+15 V	A1	B1	-15 V	SCAN CLK	A32	B32	PFI 1
+15 V	A2	B2	-15 V	TRIGGER	A33	B33	CTR1_SOURCE
5V_In	A3	B3	GND	CTR1_GATE	A34	B34	CTR1_OUT
5V_In	A4	B4	GND	CTR0_SOURCE	A35	B35	CTR0_GATE
5V_In	A5	B5	GND	CR0_OUT	A36	B36	FREQ_OUT
GND	A6	B6	GND	GND	A37	B37	GND
DO 6	A7	B7	DO 7	VOLTAGE HI	A38	B38	VOLTAGE LO
DO 4	A8	B8	DO 5	AIGND	A39	B39	AIGND
DO 2	A9	B9	DO 3	ACH7+	A40	B40	ACH7-
DO 0	A10	B10	DO 1	ACH6+	A41	B41	ACH6-
GND	A11	B11	GND	ACH5+	A42	B42	ACH5-
PCI KEYWAY	A12	B12	PCI KEYWAY	ACH4+	A43	B43	ACH4-
PCI KEYWAY	A13	B13	PCI KEYWAY	AIGND	A44	B44	AIGND
DI 6	A14	B14	DI 7	ACH3+	A45	B45	ACH3-
DI 4	A15	B15	DI 5	ACH2+	A46	B46	ACH2-
DI 2	A16	B16	DI 3	ACH1+	A47	B47	ACH1-
DI 0	A17	B17	DI 1	ACH0+	A48	B48	ACH0-
GND	A18	B18	GND	AISENSE	A49	B49	N/C
GND	A19	B19	GND	PCI KEYWAY	A50	B50	PCI KEYWAY
GND	A20	B20	GND	PCI KEYWAY	A51	B51	PCI KEYWAY
GND	A21	B21	GND	N/C	A52	B52	N/C
CONN_5V	A22	B22	GND	SYNC OUT	A53	B53	FM IN
GND	A23	B23	GND	FUNC OUT	A54	B54	AM IN
N/C	A24	B24	ADDRESS 3	GND	A55	B55	CONN_5V
ADDRESS 2	A25	B25	ADDRESS 1	N/C	A56	B56	GND
ADDRESS 0	A26	B26	GLB_RESET*	CURRENT LO	A57	B57	N/C
LATCH*	A27	B27	RD_ENABLE*	3-WIRE	A58	B58	CURRENT HI
WR_ENABLE*	A28	B28	CONN_5V	N/C	A59	B59	N/C
Proto Board Present	A29	B29	PFI 6	DAC0_2	A60	B60	DAC 1
PFI 5	A30	B30	PFI 7	GND	A61	B61	GND
PFI 2	A31	B31	RESERVED	SUPPLY-	A62	B62	SUPPLY+

## Signal Breakout

The following chart shows the signal breakout for the NI-ELVIS signals. These connectors are arranged from left to right above the breadboard. All signals are grouped by function and arranged to provide convenient access to the breadboard. Each signal group is labeled to ease signal identification and location. To ease prototyping, each signal is routed to two socket locations. This allows the user to easily route each signal to multiple locations if desired. The table below details the NI-ELVIS signal breakout connectors.



**Figure 19: NI-ELVIS Signal Breakout – J2, J3, J4**

J2			J3			J4		
1	2	SUPPLY+	1	2	ACH4-	1	2	3.3 V
3	4	GND	3	4	ACH5+	3	4	WR_ENABLE*
5	6	SUPPLY-	5	6	ACH5-	5	6	RD_ENABLE*
7	8	DAC0	7	8	FREQ_OUT	7	8	LATCH*
9	10	DAC 1	9	10	CTR0_SOURCE	9	10	GLB_RESET*
11	12	3-WIRE	11	12	CTR0_GATE	11	12	ADDRESS 0
13	14	CURRENT HI	13	14	CTR0_OUT	13	14	ADDRESS 1
15	16	CURRENT LO	15	16	CTR1_SOURCE	15	16	ADDRESS 2
17	18	VOLTAGE HI	17	18	CTR1_GATE	17	18	ADDRESS 3
19	20	VOLTAGE LO	19	20	CTR1_OUT	19	20	VDD
21	22	AM IN	21	22	5 V	21	22	VDD
23	24	FM IN	23	24	5 V	23	24	DO 0
25	26	FUNC OUT	25	26	RESERVED	25	26	DO 1
27	28	SYNC OUT	27	28	SCAN CLK	27	28	DO 2
29	30	CH A+	29	30	PFI 1	29	30	DO 3
31	32	CH A-	31	32	PFI 2	31	32	DO 4
33	34	CH B+	33	34	PFI 5	33	34	DO 5
35	36	CH B-	35	36	PFI 6	35	36	DO 6
37	38	TRIGGER	37	38	PFI 7	37	38	DO 7
39	40	AISENSE	39	40	3.3 V	39	40	GND
41	42	AIGND				41	42	DI 0
43	44	ACH0+				43	44	DI 1
45	46	ACH0-				45	46	DI 2
47	48	ACH1+				47	48	DI 3
49	50	ACH1-				49	50	DI 4
51	52	ACH2+				51	52	DI 5
53	54	ACH2-				53	54	DI 6
55	56	ACH3+				55	56	DI 7
57	58	ACH3-				57	58	+15 V
59	60	ACH4+				59	60	-15 V

Digital I/O

# TROUBLESHOOTING TIPS

The following is a list of useful problem resolution tips to try before contacting Technical Support for assistance. If the PBMCUSLK still fails to operate properly, contact Axiom Manufacturing at [Support@axman.com](mailto:Support@axman.com).

LED's on the PBMCUSLK don't light

- Ensure LED\_EN jumper is installed
- Make sure JP1, PWR\_SEL is set to source power from the appropriate source
- Verify input power is available
- If the transformer is connected to a power strip, make sure the power strip is turned on.
- Ensure 5VDC between pins VR1-2 and VR1-3
- Measure 3.3VDC between pins VR2-2 and VR2-3

LED's on the MCU Development Module don't light

- Make sure the module is properly connected to the PBMCUSLK - 2
- Make sure a power cord is not connected to the module
- Make sure the MODULE POWER option jumpers are installed
- Make sure the PWR\_SEL option header on the Development Module is setup properly

No Prompt at the AxIDE Terminal

- Make sure the Serial cable is connected to the HOST PC
- Make sure the correct serial port is selected in the AxIDE program
- Make sure the AxIDE program options setting are configured correctly

## APPENDIX A

# SILKSCREEN

