

nit // V V NA POLITA


DMC-2079(40characters×2lines) •Display Fonts 5 × 8 Dots •1/16 Duty Drive

■ABSOLUTE MAXIMUM RATINGS								
Item	Symbol	Test	Standar					
(Item	0,,,,,	Condition	min.	max.	Unit			
Supply Voltage for Logic	V _{CD} -V _{ss}	<u> </u>	-0.3	7	V			
Supply Voltage for LCD Drive	VCD-VEE		V _{DD} -13.5	V _{cc} +0.3	٧			
Input Voltage	Λ1		-0.3	V _{cc} +0.3	٧			
Operating Temperature	Topr		0	+50	°C			
Storage Temperature	Tstg		-20	+70	°C			

ELECTRICAL CHARACTERISTICS							
AS\$ 34.000 15 15	Symbol	Test	Star	idard V	alue		
item .	ayılıbol	Condition	min.	typ.	max	Unit	
Logic Supply Voltage	$V_{CC}-V_{SS}$		4.5	_	5.5	٧	
Input "High" Voltage	V _{IH}		2.2		Vcc	٧	
Input "Low" Voltage	Vil		0		0.6	٧	
Output "High" Voltage	VoH	-i _{он} =0.205mA	2.4		Vcc	٧	
Output "Low" Voltage	V _{or.}	I _{oL} =1.2mA	0		0.4	٧	
Supply Current	lee	V _{cc} =5.0V		2.8	5.8	mA	










DMC-40202(40Characters × 2lines) • Display Fonts 5 × 8 Dots • 1/16 Duty Drive

■ABSOLUTE MAXIMUM RATINGS								
	Cumphini	Test	Standar	d Value	(1,-2)			
item	Item Symbol Con		min.	max.	- Unit			
Supply Voltage for Logic	Vcc-Vss	Ī —	-0.3	7	٧			
Supply Voltage for LCD Drive	V _{CC} -V _{EE}		V _{cc} -13.5	V _{cc} +0.3	٧			
Input Voltage	V _r		-0.3	$V_{cc}+0.3$	V			
LED Forward Current	I _F	· —	<u> </u>	500	mΑ			
LED Reverse Voltage	V _R		_	- 8	٧			
LED Power Loss	PD		 _	2.1	W			
Operating Temperature	Topr		0	+50	,C			
Storage Temperature	Tstg		20	+70	°C			

	C	Test	Star	ndard V	alue	
Item	Symbol	Condition Condition		typ.	max.	Unit
Input "High" Voltage	V _{tH}		2.2	_	Vec	٧
input "Low" Voltage	V _{tL}		0	—	0.6	٧
Output "High" Voltage	V _{он}	—I _{он} =0.205mA	2.4		Vec	V
Output "Low" Voltage	Vot	Inc=1.2mA	0		0.4	V
LED Forward Voltage	V _F	I _F =250mA	3.8	4.0	4.2	٧
Brightness *I	L	I _F =250mA	55	∣40		cd/m²
Supply Current	lee	V _{CC} =5.0V		2.5	5.0	mΑ










DMC-50218(20Characters × 2lines) Display Fonts 5 × 8 Dots 1/16 Duty Drive

■ABSOLUTE MAXIMUM RATINGS									
Item	Symbol	Test	A College Company of	d Value	Unit				
Supply Voltage for Logic	V _{CC} -V _{SS}	——	-0.3	max. 7	V				
Supply Voltage for LCD Drive	V _{CC} -V _{EE}		-0.3	7	٧				
Input Voltage	V _i		-0.3	V _{cc} +0.3	٧				
Operating Temperature	Topr		0	+50	°C				
Storage Temperature	Tstg		-20	+70	,C				

	12 (A) 36 (1)	Test	Sta	ndard V	alue 🌣	***
Item .	Symbol	Condition	min.	typ.	max.	Unit
Input "High" Voltage	VIN		2.2		Vcc	٧
Input "Low" Voltage	VIL		0		0.6	ν
Output "High" Voltage	V _{он}	-I _{он} =0.205mA	2.4		Vcc	٧
Output "Low" Voltage	Vol	lot=1.6mA	0		0.4	٧
Supply Current	Icc	V _{cc} =5.0V		1.5	5.0	mA











DMC-20434(20Characters × 4lines) Display Fonts 5 × 8 Dots 1/16 Duty Drive

■ABSOLUTE MAXIMUM RATINGS							
ltem 🏎 🐎	Test	Standa	Standard Value				
Item 👾 Symbo		Condition	min.	max.	Unit		
Supply Voltage for Logic	V _{cc} -V _{ss}	Ta=25°C	-0.3	6.5	٧		
Supply Voltage for LCD Drive	Vcc-Vee	Ta=25°C	0	6.5	٧		
Input Voltage	V ₁	Ta=25°C	-0.3	$ V_{cc}+0.3$	V		
Operating Temperature	Topr		0	+50	*C		
Storage Temperature	Tstg		-20	+70	°C		










POWER SUPPLY RESET (Except for DMC40401 series)

※In case control LSI is HD44780

The internal reset circuit will be operated properly when the following power supply conditions are satisfied.

If it is not operated properly, please perform initial setting along with the instruction.

Item	Symbol Measuring Condition		Stan	Unit		
		min.	typ.	max.		
Power Supply Rise Time	trcc	<u> </u>	0.1	-	10	mS
Power Supply OFF Time	toff		ı	-	_	mS



Note: toff defines period that power supply is off when power supply shuts down momentarily or repeats on /off state.

RESET FUNCTION

Initialization made by Internal Reset Circuit

HD44780 automatically initializes (resets) when power is supplied (built-in internal reset circuit). The following instructions are executed in initialization. The busy flag (BF) is kept in busy state until initialization ends. (BF=I) The busy state is 10ms after Vcc reach to 4.5V.

(1)Display clear

(2)Function set

DL = 1: 8bit long interface data

DL=0: 4bit F=0: 5×7 dot character font

N=1: 2lines

N=0: Hine

(3)Display ON/OFF control

D=0: Display OFF C=0: Cursor OFF B=0: Blink OFF


(4)Entry mode set

I/D = I: +(increment) S = 0: No shift

Note: When conditions stated in "Power Supply Conditions Using Reset Circuit" are not satisfied, the internal reset circuit will not operate properly and initialization will not be performed. Please make initialization using MPU along with "Initialization along with Instruction"


Initialization along with Instruction

If power supply conditions are not satisfied, which for proper operation of internal reset circuit, it is required to make initialization along with instruction. Please make following procedures:




ule valent -

EXAMPLE OF POWER SUPPLY (Except for DMC40401 series)




*NOTE: If VER vary from recommended value, you cannot get proper contrast or viewing angle.

● Examples of Temperature Compensation Circuits for Extended Temp Tymp. (Only for reference)




Thermistor: Rth(25C)=15[k-ohm], B=4200[K]
Resistors: Rp=30[k-ohm], Rs=6.8[k-ohm], Rm=3.3[k-ohm]
Transistor: PNP Type
Vcc:+5V, Vss: 0V (Logic Supply)
Vz:-8[V](-7.8 to -8.2[V])
Vec<Vz[V], Rz=(Vz-Vec)/5[k-ohm]

Thermistor: Rth(25C) =15[k-ohm], B=4200[K] Resistors: Rp=510[k-ohm], Rs=8.2[k-ohm], Rm=3.9[k-ohm] Transistor: PNP Type Vcc: +5V, Vss: 0V (Logic Supply) Vc: -11(V] (-10, 725 to -11.275[V]) Ve= $V_z[V]$, $R_z=(V_z-V_{ee})/5[k-ohm]$



Ta("C)	Vo(V)
-20	6.56
-10	6.50
0	6.40
10	6.26
20	6.09
30	5.88
40	5.67
50	5.47
60	5.29
70	5.15



Ta(°C)	Vo(V)
- 20	10.01
-10	9.84
0	9.60
10	9.28
20	8.89
30	8.49
40	8,11
50	7.79
60	7.53
70	7.33

#Specifications are subject to change without notice

¥.


TIMING CHART (Except for DMC40401 series)

	Symbol	Measuring	\$	andaro Val	ue 🔭 🥼	100
ltem .	7 4	Condition	min. tig	¥y typ.≱yy	⊊ max:	4.7
Enable Cycle Time	T _{CYCE}	Figs.I, 2	1000			ns
Enable Pulse Width, High Level	PW _{EH}	Figs.1, 2	450			- ns
Enable Rise and Decay Time	t _{Er} , t _{Ef}	Figs.1, 2	_		25	ns
Address Setup Time, RS, R/W-E	t _{AS}	Figs.I, 2	140			กร
Data Delay Time	t _{DDR}	Fig.2			320	ns
Data Setup Time	t _{DSW}	Fig.I	195			ns
Data Hold Time (Write Operation)	t _e	Fig.I	10	_		ns
Data Hold Time (Read Operation)	t _{DHR}	Fig.2	20		T	ns
Address Hold Time	t _{AH}	Figs, I, 2	10			ns

XV_{cc}=5.0V±10%, GND=0V, Ta=-20~+75°C

(In case controller LSI is HD44780)

FIG. 1 WRITE OPERATION



(Write Date from MPU to MODULE)

(Read Date from MODULE TO MPU)

FIG. 2 READ OPERATION

PIN ASSIGNMENT

Pin No.	Symbol	-Level .		Function:			
ı	V _{ss}			OV (GND)			
2	Vcc		Power Supply	+5V			
3	VEE			for LGD Drive			
4	RS	H/L	Register Select Signal Register H: Data Input Select L: Instruction Input				
5	R/W	Н/L	H: Data Read (Module→MPU) L: Data Write (Module→MPU)				
6	£	H√H→L	Enable Signal (No pull-up Resistor)				
7	DB0	H/L	•				
8	DBI	H/L		1			
9	DB2	H/L		\$			
10	DB3	H/L		Data Bus Line			
11	DB4	H/L		Data Bus Line			
12	DB5	H/L					
13	DB6	H/L					
14	D87	H/L					

**Interface between Data Bus Line and 4-bit or 8-bit MPU is available. Data transfer are made in twice in case of 4-bit MPU, and once in case of 8-bit MPU.

■IF INTERFACE DATA IS 4-BIT LONG

Data transfer are made through 4 bus lines from DB4 to DB7, while the rest of 4 bus lines from DB0 to DB3 are not used. Data transfer with MPU are completed when 4-bit data are transfered in twice, first upper 4-bit data, then lower 4-bit data.

■IF INTERFACE DATA IS 8-BIT LONG

Data transfer are made through all of 8 bus lines from DB0 to DB7.

#Please refer to pp.80 \sim 81 for pin assignment of DMC 40457 series and DMC40401N series.



is ٠Ľ,

ı to

87.


ata


red


1457



※In case Control LSI is HD44780









Example of Interface with 4-bit MPU(HMCS43C)

Interface with 4-bit MPU can be made through I/O port of 4-bit MPU. If there are enough I/O ports, data can be transferred by 8-bit, however, if there isn't, data transfer can be done by 4-bit twice (select interface is 4-bit long), and timing sequence will be complicated in this case. Please take into account that 2 cycles of BF check is necessary, while 2 cycles of data transfer are also necessary.



AC3: 3th bit of Address Counter



INSTRUCTIONS (Except for DMC40401 series)

(respection)		R/W				ja Dat	DB3		DB.	D80	u to a company pescription and a second second					
Clear Display	0	0	0	0	0	0	0	0	0	l I	Clears all display and returns the cursor to the home position (Address 0).	I.64mS				
Cursor At Home	0	D	0	0	0	0	0	0	I.	*	Returns the cursor to the home position (Address 0). Also returns the display being shifted to the original position DDAM contents remain unchanged.	_ 1:64mS				
Entry Mode Set	0	0	0	0	D	0	0	ı	I/D	s	Sets the cursor move direction and specifies or not to shift the display. These operations are performed during data write and read.					
Display On/Off Control	0	0	0	0	0	0	1	D	С	В	Sets ON/OFF of all display (D) cursor ON/OFF (C), and blink of cursor position charact character(B).					
Cursor/Display Shift	0	0	0	٥	0	ı	s/c	Ř/L	*	*	Moves the cursor and shifts the display without changing DDRAM contents.					
Function Set	0	0	0	٥	ı	DL	N	F	*	*	Sets interface data length(DL), number of display lines(N) and character font(F).	40µS				
CGRAM Address Set	0	0	0	I Acc						1	Sets the CGRAM, data is sent and received after this setting.					
DDRAM Address Set	0	0	1	A _{DD}							Sets the CGRAM, data is sent and received after this setting.					
Busy Flag/ Address Read	0	- 1	BF	AC						•	Reads Busy flag (FB) indicating internal operation is being performed and reads address counter contents.					
CGRAM/DDRAM Data Write	ı	0		W _{RITE} D _{ATA}							Writes data into DDRAM or CGRAM.					
CGRAM/DDRAM Data Read	ī	j	R _{EAD} D _{ATA}								Reads data into DDRAM or CGRAM.					

	··		
	Code	Description	Executed Time (max.)
I/D=I: Increment	DL=0:4-bit	DDRAM: Display Data RAM	fcp or fasc=250kHz
I/D=0: Decrement	i/I6Duty	CGRAM: Character Generator RAM	However, when frequency chanres, exe-
S=1: With display shift	1/8, 1/11Duty	ACG: CGRAM Address	cution time also changes
S/C=1: Display shift	F=1:5×10dots	ADD: DDRAM Address Corresponds to	
S/C=0: Cursor movement	F=0:5×7dots	cursor address.	Ex
R/L=1: Shift to the right	BF=1:Internal operation is being performed	AC: Address Counter, used for both	If top or tosc is 270kHz,
R/L=0. Shift to the left	BF=0:Instruction acceptable	DDRAM and CGRAM	40μ\$× <mark>250</mark> =37μ\$
DL=1:8-bit		₩: Invalid	270 3743

(5×8Dots)

Upper 4bit	0000	0010	0013	0100	Olei	ou la	ave.	1010	io.	1100	iloi	ilio	ий	ojio.	nja
×××× 0000	CG RAM			<u></u>]	-	•	E :-		*****	Ţ	Ξ.	Ů.			\Box
×××× 0001	121	_!	1.			.	:4	13		ij.,	i;	ij		1111	
×××× 0010	(3)	11	.,,,,		Ŧ.	Ŀ	<u> </u>	ľ	٠٠,	Ш	,xi	₽	Ð	≓	
×××× 0011	14)	#		.		ī	:::.	i	r'j	Ţ	7	ij	:::#	111	:::1
× × × × 0100	(5)	\$:- -	<u>.</u> .			† <u>.</u> .	٠.	Τ.	1	1:	 	573	1.1	573
×××× 0101	16)	" <u>,</u>	5	E.,		::::t	1[#	::	÷		Œ		13	1,.
× × × × 0110	er.		1	-	l, l	ť	1,1	: ;;	ŢŢ	,,,,,	::::	þ		្ពា	Σ
× × × × 0111	181	.,,	1,1		Į,	·l	i,i		#	;;; ;			JT.		JT.
×××× 1000	tti	Ĭ,			; · ;	ŀ'n	: ::	-1	."]	.†.	١,١	٦	×		::
×××× (00)	(2)	i	·!	I	1,1	į	' <u></u>	1-1-1	Ţ	,i	11.	-:	7	i	1[
× × × × 1010	(3)	: - }:	17 tt	. آ	\mathbf{Z}	.1		::I:		13	Į.·		#	ī	: ‡:
× × × × (0))	141		# ;*			:	i	7	1	<u> </u>		×	Fi	×] =
×××× 1100	(5)	;1	٠.	L	#	1		17	1	<u>"</u> "	ŗ	;‡ .	FI	: ‡.	FI
× × × × 1101	(6)	••••		[i]]	Γ'n	ŀ	ュ	****1	٠.,	<u></u> ,	Ł	÷	Ł	•
* * * * III0	(7)	n	:	Н	• •	ťΊ	÷	3	t	†	•••	۲ī		١Ē١	
× × × × 1111	(8)		?			Ç	÷	: 11	· i	$\overline{\mathbf{x}}$	13	Ö		Ë	

- **CGRAM is Character Generator RAM which memorize characters that you can freely input by program.
- #32 characters stated under upper 4-bit of 1110 and 1111 are 5×10 dots, and part of which is cut when you use in display which display fonts is 5×7 dots. Please note.

5×11 dots type product: DMC16106A, DMC24138, DMC32132, DMC40131