


## Part 1.2:

The test case for this question is simply executing the following instruction:


```
addi gp , x0, 1
```

This is adding an immediate value 1 to the zero register, and storing the result (1) in register gp.



## FETCH

During the fetch stage, the instruction is pulled from memory, and stored into the PC. The computer is configured to start user programs at address 0x200, which you can see gets initialized at wave **PC\_FE\_latch[31:0]**. Simultaneously, the instruction itself in hexadecimal form gets populated in wave **inst\_FE[31:0]**. After these are prepared in the FE\_latch\_contents, it gets shipped to the DECODE module on the next cycle, shown by **FE\_latch\_contents[128:0]**.




## DECODE

During the decode stage, the instruction is decoded, control signals are set, and source registers are read. After the decode module receives the **from\_FE\_latch[128:0]**, it extracts an opcode (**op\_DE[6:0]**) of 0x13, a destination register (**rd\_DE[4:0]**) of 3, a source register of 0x0 (**rs1\_DE[0:4]**), and an immediate value (**sxt\_imm\_DE[31:0]**) of 1. All of this is bundled up in **DE\_latch\_contents[237:0]** and sent off to the AGEX module on the next clock cycle.








This test case executes the following instructions:

There are two read after write data hazards in this program. To treat the hazards, our processor stalls until the hazard is resolved. Examine the waves below from the decode module:




```
assign has_data_hazards = (use_rs1_DE && in_use_regs[rs1_DE])  
                           || (use_rs2_DE && in_use_regs[rs2_DE]);
```

The Decode stage maintains a bitmask called **in\_use\_regs** . When an instruction leaves Decode it marks its destination register as "in use." When the next instruction arrives at Decode, it checks if its source registers (rs1 or rs2) are marked as "in use." The FE and DE Stages are stalled until the producer instruction reaches the WRITEBACK stage and writes to the register

file. Then, the `in_use_regs` flag for that register is cleared. The stall signal goes LOW, and the dependent instruction is allowed to proceed.

## Part 1.4:



In this lab, the processor uses a static "Never Taken" prediction strategy and always assumes the next instruction is at PC + 4. This branch decision, however, is not resolved until the Execute (AGEX) stage. The ALU compares the operands (regval1 == regval2).

If the branch condition is taken (True), the "Not-Taken" prediction was wrong, and the signal **br\_mispred\_AGEX** goes high.

In order to recover, the **br\_mispred\_AGEX** signal is sent to the FE and DE stages via **from\_AGEX\_toFE[32:0]** and **from\_AGEX\_to\_DE[0]**. It acts as a synchronous reset for the pipeline latches, turning the valid instructions currently in Fetch and Decode into NOPs. This effectively kills the wrongly fetched instructions.

The **br\_mispred\_AGEX** signal also tells the Fetch stage to disregard its current PC logic and load the correct target address (**br\_target\_AGEX**) into the PC latch for the next cycle.