

计算机学院专业必修课

计算机组成

MIPS控制 ——单周期

高小鹏

北京航空航天大学计算机学院
系统结构研究所

提纲

- 内容主要取材
 - CS617的21讲
- 快速回顾数据通路
- 实现控制
- 时钟方法

Great Idea #1: Levels of Representation/Interpretation

Higher-Level Language
Program (e.g. C)

Compiler

Assembly Language
Program (e.g. MIPS)

Assembler

Machine Language
Program (MIPS)

```
temp = v[k];  
v[k] = v[k+1];  
v[k+1] = temp;
```

```
lw    $t0, 0($2)  
lw    $t1, 4($2)  
sw    $t1, 0($2)  
sw    $t0, 4($2)
```


```
0000 1001 1100 0110 1010 1111 0101 1000  
1010 1111 0101 1000 0000 1001 1100 0110  
1100 0110 1010 1111 0101 1000 0000 1001  
0101 1000 0000 1001 1100 0110 1010 1111
```

*Machine
Interpretation*


Hardware Architecture Description
(e.g. block diagrams)

*Architecture
Implementation*

Logic Circuit Description
(Circuit Schematic Diagrams)



Hardware Design Hierarchy




提纲

- 内容主要取材
 - ▣ CS617的21讲
- 快速回顾数据通路
- 实现控制
- 时钟方法

Datapath Review

- Part of the processor; the *hardware* necessary to perform *all* operations required
 - Depends on exact ISA, RTL of instructions
- Major components:
 - PC and Register File (RegFile holds registers)
 - Instruction and Data Memory
 - ALU for operations (on two operands)
 - Extender (sign/zero extend)


Five Stages of the Datapath



Datapath and Control


- Route parts of datapath based on ISA needs
 - Add MUXes to select from multiple inputs
 - Add *control signals* for component inputs and MUXes
- Analyze control signals
 - How wide does each one need to be?
 - For each instruction, assign appropriate value for correct routing

MIPS-lite Instruction Fetch



MIPS-lite Datapath Control Signals

- **ExtOp:** 0 \rightarrow "zero"; 1 \rightarrow "sign"
- **ALUsrc:** 0 \rightarrow busB; 1 \rightarrow imm16
- **ALUctr:** "ADD", "SUB", "OR"
- **nPC_sel:** 0 \rightarrow +4; 1 \rightarrow branch
- **MemWr:** 1 \rightarrow write memory
- **MemtoReg:** 0 \rightarrow ALU; 1 \rightarrow Mem
- **RegDst:** 0 \rightarrow "rt"; 1 \rightarrow "rd"
- **RegWr:** 1 \rightarrow write register




提纲

- 内容主要取材
 - ▣ CS617的21讲
- 快速回顾数据通路
- 实现控制
- 时钟方法

Processor Design Process


- Five steps to design a processor:

1. Analyze instruction set → datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits



Now {

Purpose of Control



MIPS-lite Instruction RTL

Instr Register Transfer Language

addu $R[rd] \leftarrow R[rs] + R[rt]; \quad PC \leftarrow PC + 4$

subu $R[rd] \leftarrow R[rs] - R[rt]; \quad PC \leftarrow PC + 4$

ori $R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{imm16}); \quad PC \leftarrow PC + 4$

lw $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{imm16})];$
 $PC \leftarrow PC + 4$

sw $\text{MEM}[R[rs] + \text{sign_ext}(\text{imm16})] \leftarrow R[rs];$
 $PC \leftarrow PC + 4$

beq $\text{if } (R[rs] == R[rt])$
 $\text{then } PC \leftarrow PC + 4 + [\text{sign_ext}(\text{imm16}) || 00]$
 $\text{else } PC \leftarrow PC + 4$

MIPS-lite Control Signals (1/2)

Instr	Control Signals
addu	ALUSrc=RegB, ALUctr="ADD", RegDst=rd, RegWr, nPC_sel="+4"
subu	ALUSrc=RegB, ALUctr="SUB", RegDst=rd, RegWr, nPC_sel="+4"
ori	ALUSrc=Imm, ALUctr="OR", RegDst=rt, RegWr, ExtOp="Zero", nPC_sel="+4"
lw	ALUSrc=Imm, ALUctr="ADD", RegDst=rt, RegWr, ExtOp="Sign", MemtoReg, nPC_sel="+4"
sw	ALUSrc=Imm, ALUctr="ADD", MemWr, ExtOp="Sign", nPC_sel="+4"
beq	ALUSrc=RegB, ALUctr="SUB", nPC_sel="Br"

MIPS-lite Control Signals (2/2)

See MIPS Green Sheet → **func**
→ **op**

	10 0000	10 0010	n/a			
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100
	add	sub	ori	lw	sw	beq
RegDst	1	1	0	0	X	X
ALUSrc	0	0	1	1	1	0
MemtoReg	0	0	0	1	X	X
RegWrite	1	1	1	1	0	0
MemWrite	0	0	0	0	1	0
nPC_sel	0	0	0	0	0	1
ExtOp	X	X	0	1	1	X
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract

Control Signals

All Supported Instructions

- Now how do we implement this table with CL?

Generating Boolean Expressions

- **Idea #1:** Treat instruction names as Boolean variables!
 - `opcode` and `funct` bits are available to us
 - Use gates to generate signals that are 1 when it is a particular instruction and 0 otherwise
- **Examples:**

`beq = op[5]' · op[4]' · op[3]' · op[2] · op[1]' · op[0]'`

`Rtype = op[5]' · op[4]' · op[3]' · op[2]' · op[1]' · op[0]'`

`add = Rtype · funct[5] · funct[4]' · funct[3]'`
`· funct[2]' · funct[1]' · funct[0]'`


Generating Boolean Expressions

- **Idea #2:** Use instruction variables to generate control signals
 - Make each control signal the combination of all instructions that need that signal to be a 1
- **Examples:**
 - `MemWrite = sw`
 - `RegWrite = add + sub + ori + lw`
- **What about don't cares (X's)?**
 - Want simpler expressions; set to 0!


} Read
from row
of table

Controller Implementation


- Use these two ideas to design controller:




AND Control Logic in Logisim



OR Control Logic in Logisim



Great Idea #1: Levels of Representation/Interpretation



提纲


- 内容主要取材
 - ▣ CS617的21讲
- 快速回顾数据通路
- 实现控制
- 时钟方法

Register Timing Terms (Review)

- *Setup Time*: how long the input must be stable *before* the CLK trigger for proper input read
- *Hold Time*: how long the input must be stable *after* the CLK trigger for proper input read
- *“CLK-to-Q” Delay*: how long it takes the output to change, measured from the CLK trigger

Maximum Clock Frequency

- What is the max frequency of this circuit?
 - Limited by how much time needed to get correct Next State to Register




$$\text{Max Delay} = \text{Setup Time} + \text{CLK-to-Q Delay} + \text{CL Delay}$$

$$\text{Max Freq} = 1/\text{Max Delay}$$


The Critical Path

- The *critical path* is the longest delay between *any* two registers in a circuit
- The clock period must be *longer* than this critical path, or the signal will not propagate properly to that next register





Critical Path =
CL Delay 1
+ CL Delay 2
+ CL Delay 3
+ Adder Delay

Clocking Methodology




- Storage elements (RegFile, Mem, PC) triggered by same clock
- *Critical path* determines length of clock period
 - This includes CLK-to-Q delay and setup delay
- So far we have built a *single cycle CPU* – entire instructions are executed in 1 clock cycle
 - Up next: pipelining to execute instructions in 5 clock cycles

Register-Register Timing: One Complete Cycle for addu



Register-Register Timing: One Complete Cycle for addu



Single Cycle Performance

- Assume time for actions are 100ps for register read or write; 200ps for other events
- Minimum clock period is?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- What can we do to improve clock rate?
- Will this improve performance as well?
 - Want increased clock rate to mean faster programs

