计算机学院专业基础课

计算机组成

MIPS单周期数据通路


高小鹏

北京航空航天大学计算机学院 系统结构研究所

提纲

- 内容主要取材
 - □ CS617的20讲
- 处理器设计
- 数据通路概述
- 组装数据通路
- 控制介绍


Great Idea #1: Levels of Representation/Interpretation



7/23/2012

Summer 2012 -- Lecture #20

Hardware Design Hierarchy




提纲

- 内容主要取材
 - □ CS617的20讲
- 处理器设计
- 数据通路概述
- 组装数据通路
- 控制介绍



Five Components of a Computer

- Components a computer needs to work
 - Control
 - Datapath
 - Memory
 - Input
 - Output




The Processor

- **Processor (CPU):** Implements the instructions of the Instruction Set Architecture (ISA)
 - Datapath: part of the processor that contains the hardware necessary to perform operations required by the processor ("the brawn")
 - Control: part of the processor (also in hardware) which tells the datapath what needs to be done ("the brain")

Processor Design Process

Five steps to design a processor:

- 1. Analyze instruction set → datapath requirements
- Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements




- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

The MIPS-lite Instruction Subset

26



- addu rd, rs, rt
- subu rd, rs, rt



• OR Immediate:

				C 6 hite	
- ori	rt.	. TS	. ı mm ı	l 6 o ous	•

	op	rs	rt	immediate
n ⁻	1 6 6 bits	5 bits	5 bits	16 bits

- LOAD and
 - STORE Word

31	26	21	16	0
	op	rs	rt	immediate
_	6 bits	5 bits	5 bits	16 bits

- -lw rt, rs, imm16
- sw rt, rs, imm16
- BRANCH:

7/23/2012

- beq rs,rt,imm16

op rs rt immediate	•	31	20	۷1	10	
		op			rt	immediate

mm 1 6 6 bits 5 bits 5 bits 16 bits

Register Transfer Language (RTL)

All start by fetching the instruction:

```
R-format: {op, rs, rt, rd, shamt, funct} \leftarrow MEM[ PC ]
I-format: {op, rs, rt, imm16} \leftarrow MEM[ PC ]
```

RTL gives the meaning of the instructions:

Inst Register Transfers

```
ADDU R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4

SUBU R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4

ORI R[rt] \leftarrow R[rs] | zero\_ext(imm16); PC \leftarrow PC + 4

LOAD R[rt] \leftarrow MEM[R[rs] + sign\_ext(imm16)]; PC \leftarrow PC + 4

STORE MEM[R[rs] + sign\_ext(imm16)] \leftarrow R[rt]; PC \leftarrow PC + 4


BEQ if ( R[rs] == R[rt] )

then PC \leftarrow PC + 4 + (sign\_ext(imm16)) | 00)
else PC \leftarrow PC + 4
```

Step 1: Requirements of the Instruction Set

- Memory (MEM)
 - Instructions & data (separate: in reality just caches)
 - Load from and store to
- Registers (32 32-bit regs)
 - Read rs and rt
 - Write rt or rd
- PC
 - Add 4 (+ maybe extended immediate)
- Extender (sign/zero extend)
- Add/Sub/OR unit for operation on register(s) or extended immediate
 - Compare if registers equal?


Generic Datapath Layout



- Break up the process of "executing an instruction"
 - Smaller phases easier to design and modify independently
- Proj1 had 3 phases: Fetch, Decode, Execute
 - Now expand Execute

Step 2: Components of the Datapath

- Combinational Elements
 - Gates and wires
- State Elements + Clock
- Building Blocks:



ALU Requirements

MIPS-lite: add, sub, OR, equality

```
ADDU R[rd] = R[rs] + R[rt]; \dots

SUBU R[rd] = R[rs] - R[rt]; \dots


ORI R[rt] = R[rs] \mid zero\_ext(Imm16)\dots

BEQ if ( R[rs] == R[rt] )...
```

- Equality test: Use subtraction and implement output to indicate if result is 0
- P&H also adds AND, Set Less Than (1 if A < B, 0 otherwise)
- Can see ALU from P&H C.5 (on CD)

Storage Element: Register

- As seen in Logisim intro
 - N-bit input and output buses
 - Write Enable input
- Write Enable:
 - De-asserted (0): Data Out will not change
 - Asserted (1): Data In value placed onto Data Out on the rising edge of CLK



Storage Element: Register File

• Register File consists of 32 registers:


Output buses busA and busB

Input bus busW

Register selection



- Place data of register RB (number) onto busB
- Store data on busW into register RW (number) when Write Enable is 1
- Clock input (CLK)
 - CLK input is a factor ONLY during write operation
 - During read, behaves as a combinational logic block:
 RA or RB valid → busA or busB valid after "access time"



Storage Element: Idealized Memory

- Memory (idealized)
 - One input bus: Data In
 - One output bus: Data Out
- Data In

 32

 CLK

 DataOut


 32

- Memory access:
 - Read: Write Enable = 0, data at Address is placed on Data Out
 - Write: Write Enable = 1, Data In written to Address
- Clock input (CLK)
 - CLK input is a factor ONLY during write operation
 - During read, behaves as a combinational logic block:
 Address valid → Data Out valid after "access time"

提纲


- 内容主要取材
 - □ CS617的20讲
- 处理器设计
- 数据通路概述
- 组装数据通路
- 控制介绍

Datapath Overview (1/5)




- Phase 1: Instruction Fetch (IF)
 - Fetch 32-bit instruction from memory
 - Increment PC (PC = PC + 4)

Datapath Overview (2/5)




- Phase 2: Instruction Decode (ID)
 - Read the opcode and appropriate fields from the instruction
 - Gather all necessary registers values from Register File

Datapath Overview (3/5)




- Phase 3: Execute (EX)
 - ALU performs operations: arithmetic (+,-,*,/), shifting, logical (&,|), comparisons (slt,==)
 - Also calculates addresses for loads and stores

Datapath Overview (4/5)



- Phase 4: Memory Access (MEM)
 - Only load and store instructions do anything during this phase; the others remain idle or skip this phase
 - Should be fast due to caches

Datapath Overview (5/5)



- Phase 5: Register Write (WB for "write back")
 - Write the instruction result back into the Register File
 - Those that don't (e.g. sw, j, beq) remain idle or skip this phase

Why Five Stages?

- Could we have a different number of stages?
 - Yes, and other architectures do
- So why does MIPS have five if instructions tend to idle for at least one stage?
 - The five stages are the union of all the operations needed by all the instructions
 - There is one instruction that uses all five stages: load (lw/lb)

提纲

- 内容主要取材
 - □ CS617的20讲
- 处理器设计
- ▶ 数据通路概述
- 组装数据通路
- 控制介绍

Step 3: Assembling the Datapath


- Assemble datapath to meet RTL requirements
 - Exact requirements will change based on ISA
 - Here we will examine each instruction of MIPS-lite
- The datapath is all of the hardware components and wiring necessary to carry out all of the different instructions
 - Make sure all components (e.g. RegFile, ALU) have access to all necessary signals and buses
 - Control will make sure instructions are properly executed (the decision making)

Datapath by Instruction

- All instructions: Instruction Fetch (IF)
 - Fetch the Instruction: mem[PC]
 - Update the program counter:
 - Sequential Code:


$$PC \leftarrow PC + 4$$

Branch and Jump:
 PC ← "something else"



Datapath by Instruction


- All instructions: Instruction Decode (ID)
 - Pull off all relevant fields from instruction to make available to other parts of datapath
 - MIPS-lite only has R-format and I-format
 - Control will sort out the proper routing (discussed later)



7/23/2012


Step 3: Add & Subtract

- ADDU R[rd]←R[rs]+R[rt];
- Hardware needed:
 - Instruction Mem and PC (already shown)
 - Register File (RegFile) for read and write
 - ALU for add/subtract




Step 3: Add & Subtract

- ADDU R[rd]←R[rs]+R[rt];
- Connections:
 - RegFile and ALU Inputs
 - Connect RegFile and ALU
 - RegWr (1) and ALUctr (ADD/SUB) set by control in ID



Step 3: Or Immediate

- ORI R[rt]←R[rs] | zero_ext(Imm16);
- Is the hardware below sufficient?
 - Zero extend imm16?
 - Pass imm16 to input of ALU?
 - Write result to rt?




Step 3: Or Immediate

• ORI R[rt]←R[rs] | zero_ext(Imm16);

Add new hardware:

Still support add/sub


- New control signals:
RegDst, ALUSrc



How to implement this?


Step 3: Load

- LOAD R[rt]←MEM[R[rs]+sign_ext(Imm16)];
- Hardware sufficient?
 - Sign extend imm16?
 - Where's MEM?




Step 3: Load

- LOAD R[rt]←MEM[R[rs]+sign_ext(Imm16)];
- New control signals: ExtOp, MemWr, MemtoReg




Step 3: Store

- STORE MEM[R[rs]+sign_ext(Imm16)]←R[rt];
- Connect busB to Data In (no extra control needed!)




Step 3: Branch If Equal

- BEQ if(R[rs]==R[rt]) then $PC \leftarrow PC+4 + (sign_ext(Imm16) | | 00)$
- Need comparison output from ALU




Step 3: Branch If Equal

• BEQ if(R[rs]==R[rt]) then $PC \leftarrow PC+4 + (sign_ext(Imm16) \mid \mid 00)$



Step 3: Branch If Equal

- BEQ if(R[rs]==R[rt]) then PC←PC+4 + (sign_ext(Imm16) | | 00)
- Revisit "next address logic":
 - nPC_sel should be 1 if branch, 0 otherwise




nPC_sel	zero	MUX
0	0	0
0	1	0
1	0	0
1	1	1

How does this change if we add bne?

Step 3: Branch If Equal

- BEQ if(R[rs]==R[rt]) then $PC \leftarrow PC+4 + (sign_ext(Imm16) \mid \mid 00)$
- Revisit "next address logic":




提纲

- 内容主要取材
 - □ CS617的20讲
- 处理器设计
- 数据通路概述
- 组装数据通路
- 控制介绍

Processor Design Process

- Five steps to design a processor:
 - 1. Analyze instruction set → datapath requirements
 - Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements



- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
 - 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

Control

- Need to make sure that correct parts of the datapath are being used for each instruction
 - Have seen control signals in datapath used to select inputs and operations
 - For now, focus on what value each control signal should be for each instruction in the ISA
 - Next lecture, we will see how to implement the proper combinational logic to implement the control

MIPS-lite Datapath Control Signals

• ExtOp: $0 \rightarrow$ "zero"; $1 \rightarrow$ "sign"

• ALUsrc: $0 \rightarrow \text{busB}$; $1 \rightarrow \text{imm}16$

• **ALUctr:** "ADD", "SUB", "OR"


• **nPC_sel:** $0 \rightarrow +4$; $1 \rightarrow$ branch

• MemWr: $1 \rightarrow$ write memory

• MemtoReg: $0 \rightarrow ALU$; $1 \rightarrow Mem$


• RegDst: $0 \rightarrow$ "rt"; $1 \rightarrow$ "rd"

• **RegWr:** $1 \rightarrow$ write register




Desired Datapath For addu

• $R[rd] \leftarrow R[rs] + R[rt];$




Desired Datapath For ori

• R[rt]←R[rs] | ZeroExt(imm16);




Desired Datapath For load

R[rt]←MEM{R[rs]+SignExt[imm16]};




Desired Datapath For store

MEM{R[rs]+SignExt[imm16]}←R[rt];



Desired Datapath For beg


• BEQ if(R[rs]==R[rt]) then $PC \leftarrow PC+4 + (sign_ext(Imm16) | | 00)$



Summary (1/2)

• Five steps to design a processor:

- Analyze instruction set → datapath requirements
- Select set of datapath components & establish clock methodology
- Assemble datapath meeting the requirements



- 4) Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5) Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

Summary (2/2)

- Determining control signals
 - Any time a datapath element has an input that changes behavior, it requires a control signal (e.g. ALU operation, read/write)
 - Any time you need to pass a different input based on the instruction, add a MUX with a control signal as the selector (e.g. next PC, ALU input, register to write to)
- Your datapath and control signals will change based on your ISA

作业1

《计算机组 成与设计》	Logisim	WORD
4.1		√(4.1.3暂不作)
4.2		√(只要求4.2.1和4.2.2)
4.9		\checkmark

作业2

- Logisim
 - □ 学习1: 学习使用Built-in Library中的各电路,特别 是
 - Wiring: Splitter, Clock
 - Memory: Register, RAM, ROM
 - ◆ 注意: 学会设置电路的Attributes
 - □ 学习2: 使用Add Circuit功能和Library功能
 - ◆ 将所有开发的部件都部署在一个设计文件或多个设计文件中
 - ◆ 一个文件: 应注意每个电路部件的命名要有意义
 - ◆ 多个文件: 应注意文件命名尽可能体现电路特性