

计算机学院专业必修课

---

# 计算机组成

## 流水线及其冒险

高小鹏

北京航空航天大学计算机学院


## ■ 内容主要取材

- CS617的22讲
- 高等计算机体系结构(研究生课程)
- 补充

# Recall: 5 Stages of MIPS Datapath

- 1) IF: Instruction Fetch, Increment PC
- 2) ID: Instruction Decode, Read Registers
- 3) EX: Execution (ALU)  
Load/Store: Calculate Address  
Others: Perform Operation
- 4) MEM:  
Load: Read Data from Memory  
Store: Write Data to Memory
- 5) WB: Write Data Back to Register


# Pipelined Datapath



- Add registers between stages
  - Hold information produced in previous cycle
- 5 stage pipeline
  - Clock rate *potentially* 5x faster


# 流水的控制信号

- ❑ 控制器：译码产生控制信号，与单周期完全相同
- ❑ 控制信号流水寄存器：控制信号在寄存器中传递，直至不再需要
  - ◆ 注意：控制信号 = 指令！




# 正确认识流水线—流水线寄存器

- 命名法则：前级/后级
  - 示例：IF/ID，前级为读取指令，后级为指令译码(及读操作数)
- 功能：时钟上升沿到来时，保存前级结果；之后输出至下级组合逻辑
  - 也可能直接连接到下级流水线寄存器
    - 例如ID/EX保存的从RF读出的第2个寄存器值，就直接传递到EX/MEM




# 正确认识流水线—流水线级数与RF

- N级流水线：必须有N级流水线寄存器
  - ◆ 插入N-1级流水线寄存器，最后一级为Register File
  - ◆ RF：ID阶段为读出操作；WB阶段为写入操作
    - 读出：组合逻辑行为；写入：寄存器行为




# 正确认识流水线：流水线级数与RF



- RF具有2重行为
- 读出：组合逻辑
- 写入：时序逻辑(寄存器)

- 写入：上升沿写入
  - ◆ WE需有效
- 输出：与时钟无关，仅与RF内容及A1/A2相关







# 正确认识流水线：流水阶段与流水线寄存器

## □ 流水阶段：组合逻辑+寄存器

- ◆ 起始：前级流水线寄存器的**输出**
- ◆ 中间：组合逻辑（如ALU）
- ◆ 结束：**写入**后级流水线寄存器
- ◆ 当时钟上升沿到来时，组合逻辑计算结果存入后级寄存器


## □ 示例：EX阶段

- ◆ 起始：ID/EX流水线寄存器中的RF寄存器/扩展单元的**输出**
- ◆ 中间(组合逻辑)：**ALU完成计算**
- ◆ 结束(寄存器)：在clock**上升沿到来时**，结果**写入**EX/MEM中相应寄存器



## 正确认识流水线：DM

- ❑ 写入时：表现为寄存器，属于MEM/WB寄存器范畴
- ❑ 读出时：可以等价于组合逻辑
  - ◆ 与RF的读出是类似的




# Pipelining Changes


- Registers affect flow of information
  - Name registers for adjacent stages (e.g. IF/ID)
  - Registers *separate* the information between stages
  - At any instance of time, each stage working on a *different* instruction!
- Will need to re-examine placement of wires and hardware in datapath

# More Detailed Pipeline


- Examine flow through pipeline for  $lw$




# Instruction Fetch (IF) for Load




# Instruction Decode (ID) for Load



# Execute (EX) for Load



# Memory (MEM) for Load






# Write Back (WB) for Load


There's something wrong here! (Can you spot it?)

lw  
Write back




# Corrected Datapath

- Now any instruction that writes to a register will work properly



# Pipelined Execution Representation




- Every instruction must take same number of steps, so some will idle
  - e.g. MEM stage for any arithmetic instruction

# 时钟驱动的流水线时空图


- 需精确分析指令/时间/流水线3者关系时
  - ◆ 指令何时处于何阶段
- 注意区分流水阶段与流水线寄存器的关系
  - ◆ EX级为例：ID/EX输出，驱动ALU，结果写入EX/MEM
- 可以看出，在clk5后，流水线全部充满
  - ◆ 所有部件都在执行指令
    - 只是不同的指令

		IF级ID/RF级EX级MEM级WB级							
相对PC的地址偏移	指令	CLK	PC	IM	IF/ID	ID/EX	EX/MEM	MEM/WB	RF
0	Instr 1	↑ 1	0→4	Instr 1	Instr 1				
4	Instr 2	↑ 2	4→8	Instr 2	Instr 2	Instr 1			
8	Instr 3	↑ 3	12→12	Instr 3	Instr 3	Instr 2	Instr 1		
12	Instr 4	↑ 4	12→16	Instr 4	Instr 4	Instr 3	Instr 2	Instr 1	
16	Instr 5	↑ 5	16→20	Instr 5	Instr 5	Instr 4	Instr 3	Instr 2	Instr1
20	Instr 6	↑ 5	16→20	Instr6	Instr6	Instr5	Instr4	Instr3	Instr2

# Graphical Pipeline Diagrams




- Use datapath figure below to represent pipeline:



# Graphical Pipeline Representation

- RegFile: right half is read, left half is write



# Instruction Level Parallelism (ILP)

- Pipelining allows us to execute parts of multiple instructions at the same time using the same hardware!
  - This is known as *instruction level parallelism*

# Pipeline Performance (1/2)

- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages


Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- What is pipelined clock rate?
  - Compare pipelined datapath with single-cycle datapath




# Pipeline Performance (2/2)

**Single-cycle**  
 **$T_c = 800 \text{ ps}$**



**Pipelined**  
 **$T_c = 200 \text{ ps}$**



# Pipeline Speedup


- Use  $T_c$  (“time between completion of instructions”) to measure speedup
  - $T_{c,\text{pipelined}} \geq \frac{T_{c,\text{single-cycle}}}{\text{Number of stages}}$
  - Equality only achieved if stages are *balanced* (i.e. take the same amount of time)
- If not balanced, speedup is reduced
- Speedup due to increased throughput
  - Latency for each instruction does not decrease

# Pipelining and ISA Design

- MIPS Instruction Set designed for pipelining!
- All instructions are 32-bits
  - Easier to fetch and decode in one cycle
- Few and regular instruction formats, 2 source register fields always in same place
  - Can decode and read registers in one step
- Memory operands only in Loads and Stores
  - Can calculate address 3<sup>rd</sup> stage, access memory 4<sup>th</sup> stage
- Alignment of memory operands
  - Memory access takes only one cycle

**Question:** Which of the following signals (buses or control signals) for MIPS-lite does NOT need to be passed into the EX pipeline stage?

- ☐ **PC + 4**
- ☐ **MemWr**
- ☐ **RegWr**
- ☐ **imm16**



# Pipelining Hazards

A *hazard* is a situation that prevents starting the next instruction in the next clock cycle

## 1) *Structural hazard*

- A required resource is busy  
(e.g. needed in multiple stages)

## 2) *Data hazard*

- Data dependency between instructions
- Need to wait for previous instruction to complete its data read/write

## 3) *Control hazard*

- Flow of execution depends on previous instruction


# Agenda

- Structural Hazards
- Data Hazards
  - Forwarding
- Data Hazards (Continued)
  - Load Delay Slot
- Control Hazards
  - Branch and Jump Delay Slots
  - ~~– Branch Prediction~~

# 1. Structural Hazards


- Conflict for use of a resource
- MIPS pipeline with a single memory?
  - Load/Store requires memory access for data
  - Instruction fetch would have to *stall* for that cycle
    - Causes a pipeline “*bubble*”
- Hence, pipelined datapaths require separate instruction/data memories
  - Separate L1 I\$ and L1 D\$ take care of this

# Structural Hazard #1: Single Memory





# Structural Hazard #2: Registers (1/2)



## Structural Hazard #2: Registers (2/2)


- Two different solutions have been used:
  - 1) Split RegFile access in two: Write during 1<sup>st</sup> half and Read during 2<sup>nd</sup> half of each clock cycle
    - Possible because RegFile access is *VERY* fast (takes less than half the time of ALU stage)
  - 2) Build RegFile with independent read and write ports
- **Conclusion:** Read and Write to registers during same clock cycle is okay

# Agenda


- Structural Hazards
- Data Hazards
  - Forwarding
- Data Hazards (Continued)
  - Load Delay Slot
- Control Hazards
  - Branch and Jump Delay Slots
  - Branch Prediction

# 数据冒险


时间 (时钟周期)



# 数据冒险解决策略—旁路




# 调整硬件结构支持旁路




# Datapath for Forwarding (1/2)

- What changes need to be made here?



# Datapath for Forwarding (2/2)

- Handled by *forwarding unit*






# Agenda

- Structural Hazards
- Data Hazards
  - Forwarding
- Data Hazards (Continued)
  - Load Delay Slot
- Control Hazards
  - Branch and Jump Delay Slots
  - Branch Prediction

# Data Hazard: Loads (1/4)

- **Recall:** Dataflow backwards in time are hazards




- Can't solve all cases with forwarding
  - Must *stall* instruction dependent on load, then forward (more hardware)

# Data Hazard: Loads (2/4)

- *Hardware* stalls pipeline
  - Called “hardware interlock”

Schematically, this is what we want, but in reality stalls done “horizontally”

**lw \$t0, 0(\$t1)**  
**sub \$t3,\$t0,\$t2**  
**and \$t5,\$t0,\$t4**  
**or \$t7,\$t0,\$t6**



# Data Hazard: Loads (3/4)

- Stall is equivalent to nop


**lw \$t0, 0(\$t1)**

**nop**

**sub \$t3,\$t0,\$t2**

**and \$t5,\$t0,\$t4**

**or \$t7,\$t0,\$t6**



# load导致的数据冒险：Clk1上升沿后

## □ 指令流

◆ lw进入IF/ID

◆ PC：指向sub指令的地址

•  $PC \leftarrow PC + 4$

◆ IM：输出sub指令

} 后续不再分析PC和IM

				IF级	ID级	EX级	MEM级	WB级		
地址	指令	CLK	PC	IM	IF/ID	ID/EX	EX/MEM	MEM/WB	RF	
0	lw \$t0, 0(\$t1)	↑ 1	0→4	lw→sub	lw					
4	sub \$t3, \$t0, \$t2									
8	and \$t5, \$t0, \$t4									
12	or \$t7, \$t0, \$t6									
16	add \$t1, \$t2, \$t3									

# load导致的数据冒险：Clk2上升沿后

## □ 指令流

- ◆ sub进入IF/ID寄存器；lw进入ID/EX寄存器

## □ 冲突分析：冲突出现

## □ 执行动作：设置控制信号，在clk3插入nop指令

- ◆ ①冻结IF/ID：sub继续被保存
- ◆ ②清除ID/EX：指令全为0，等价于插入NOP
  - 注意：下一张PPT的NOP
- ◆ ③禁止PC：防止PC继续计数，PC应保持为PC+4

				IF级	ID级	EX级	MEM级	WB级		
地址	指令	CLK	PC	IM	IF/ID	ID/EX	EX/MEM	MEM/WB	RF	
0	lw \$t0, 0(\$t1)	↑ 1	0→4	lw→sub	lw					
4	sub \$t3, \$t0, \$t2	↑ 2	4→8	sub→and	sub	lw				
8	and \$t5, \$t0, \$t4									
12	or \$t7, \$t0, \$t6									
16	add \$t1, \$t2, \$t3									

# load导致的数据冒险：Clk3上升沿后

## □ 指令流

- ◆ sub进入ID/EX；lw进入EX/MEM
- ◆ ID/EX向ALU提供数据

## □ 冲突分析：冲突解除

- ◆ 转发机制将在clk4时可以发挥作用

				IF级	ID级	EX级	MEM级	WB级		
地址	指令	CLK	PC	IM	IF/ID	ID/EX	EX/MEM	MEM/WB	RF	
0	lw \$t0, 0(\$t1)	↑ 1	0→4	lw→sub	lw					
4	sub \$t3, \$t0, \$t2	↑ 2	4→8	sub→and	sub	lw				
8	and \$t5, \$t0, \$t4	↑ 3	8→8	and	sub	nop	lw			
12	or \$t7, \$t0, \$t6									
16	add \$t1, \$t2, \$t3									

# load导致的数据冒险：Clk4上升沿后

## □ 指令流

- ◆ lw：结果存入MEM/WB。
- ◆ sub：进入ID/EX。故ALU的操作数可以从MEM/WB转发

## □ 执行动作

- ◆ 控制MUX，使得MEM/WB输入到ALU

		IF级		ID级	EX级	MEM级	WB级		
地址	指令	CLK	PC	IM	IF/ID	ID/EX	EX/MEM	MEM/WB	RF
0	lw \$t0, 0(\$t1)	↑ 1	0→4	lw→sub	lw				
4	sub \$t3, \$t0, \$t2	↑ 2	4→8	sub→and	sub	lw			
8	and \$t5, \$t0, \$t4	↑ 3	8→8	and	sub	nop	lw		
12	or \$t7, \$t0, \$t6	↑ 4	8→12	and→or	and	sub	nop	lw结果	
16	add \$t1, \$t2, \$t3								



# load导致的数据冒险：Clk5上升沿后


## □ 指令流

- ◆ lw: 结果回写至RF
- ◆ sub: 结果保存在EX/MEM

				IF级	ID级	EX级	MEM级	WB级		
地址	指令	CLK	PC	IM	IF/ID	ID/EX	EX/MEM	MEM/WB	RF	
0	lw \$t0, 0(\$t1)	↑ 1	0→4	lw→sub	lw					
4	sub \$t3, \$t0, \$t2	↑ 2	4→8	sub→and	sub	lw				
8	and \$t5, \$t0, \$t4	↑ 3	8→8	and	sub	nop	lw			
12	or \$t7, \$t0, \$t6	↑ 4	8→12	and→or	and	sub	nop	lw结果		
16	add \$t1, \$t2, \$t3	↑ 5	12→16	or→add	or	and	sub结果	nop	lw结果	

# load导致的数据冒险

- Q: 如果设置从DM到ALU输入的转发, 这个设计优劣如何?
  - 设计初衷: 将DM读出数据提前1个clock转发至ALU, 从而消除lw指令导致的数据相关, 无需插入NOP



# load导致的数据冒险

❑ A: 功能虽然正确, 但CPU时钟频率大幅度降低

◆ 原设计:  $f = 5\text{GHz}$


- 各阶段最大延迟为200ps

◆ 新设计:  $f = 2.5\text{GHz}$

- EX阶段<sub>修改后</sub> = ALU延迟 + DM延迟 = 400ps
- EX阶段延迟成为最大延迟

警惕: 木桶原理!

流水线各阶段延迟**不均衡**,  
将导致流水线**性能严重下降**



前面PPT的数据


Instr fetch	Register read	ALU op	Memory access	Register write
200ps	100 ps	200ps	200ps	100 ps



# 插入NOP指令

- 检测条件：IF/ID的前序是lw指令，并且lw的rt寄存器与IF/ID的rs或rt相同
- 执行动作：
  - ◆ ①冻结IF/ID：sub继续被保存
  - ◆ ②清除ID/EX：指令全为0，等价于插入NOP
  - ◆ ③禁止PC：防止PC继续计数，PC应保持为PC+4


地址	指令
0	lw \$t0, 0(\$t1)
4	sub \$t3, \$t0, \$t2
8	and \$t5, \$t0, \$t4
12	or \$t7, \$t0, \$t6
16	add \$t1, \$t2, \$t3




# 插入NOP指令

Cycle N

地址	指令
0	<b>lw</b> \$t0, 0(\$t1)
4	<b>sub</b> \$t3, \$t0, \$t2
8	<b>and</b> \$t5, \$t0, \$t4
12	or \$t7, \$t0, \$t6
16	add \$t1, \$t2, \$t3




Cycle N+1



# 插入NOP指令：IF/ID增加使能

使能型  
寄存器

- 执行动作：
  - ◆ ①冻结IF/ID：sub继续被保存
  - ◆ ②清除ID/EX：指令全为0，等价于插入NOP
  - ◆ ③禁止PC：防止PC继续计数，PC应保持为PC+4
- 数据通路：将IF/ID修改为使能型寄存器
- 控制系统：增加IF/ID.en控制信号
  - ◆ 当IF/ID.en为0时，IF/ID在下一个clock上升沿到来时保持不变




# 插入NOP指令：ID/EX增加清除



## 复位型寄存器


- ❑ 执行动作：
  - ◆ ①冻结IF/ID：sub继续被保存
  - ◆ ②清除ID/EX：指令全为0，等价于插入NOP
  - ◆ ③禁止PC：防止PC继续计数，PC应保持为PC+4
- ❑ 数据通路：将ID/EX修改为复位型寄存器
- ❑ 控制系统：增加ID/EX.clr控制信号
  - ◆ 当ID/EX.clr为0时，ID/EX在下个clock上升沿到来时被清除为0



# 插入NOP指令：PC增加使能

使能型  
寄存器

- 执行动作：
  - ◆ ①冻结IF/ID：sub继续被保存
  - ◆ ②清除ID/EX：指令全为0，等价于插入NOP
  - ◆ ③禁止PC：防止PC继续计数，PC应保持为PC+4
- 数据通路：将PC修改为使能型寄存器
- 控制系统：增加PC.en控制信号
  - ◆ 当PC.en为0时，PC在下一个clock上升沿到来时保持不变





# 如何插入NOP指令？

❑ lw冒险处理示例伪代码

❑ 注意：时序关系

- ◆ 各信号在clk2上升沿后有效
- ◆ NOP是在clk3上升沿后发生，即寄存器值在clk3上升沿到来时发生变化(或保持不变)

```
if (ID/EX.MemRead) &
  ((ID/EX.rt == IF/ID.rs) |
   (ID/EX.rt == IF/ID.rt))
  IF/ID.en ← 禁止
  ID/EX.clr ← 清除
  PC.en ← 禁止
```

		IF级							ID级	EX级	MEM级	WB级
地址	指令	CLK	PC	IM	IF/ID	ID/EX	EX/MEM	MEM/WB	RF			
0	lw \$t0, 0(\$t1)	↑ 1	0→4	lw→sub	lw							
4	sub \$t3, \$t0, \$t2	↑ 2	4→8	sub→and	sub	lw						
8	and \$t5, \$t0, \$t4	↑ 3	8→8	and	sub	nop	lw					
12	or \$t7, \$t0, \$t6											
16	add \$t1, \$t2, \$t3											

# 如果没有转发电路呢？

- 由于有转发电路，因此lw指令只插入1个NOP指令
- Q: 如果没有转发，需要怎么处理呢？
- A: EX/MEM, MEM/WB也均需要做冲突分析及NOP处理
  - ◆ EX/MEM, MEM/WB也需要修改，并增加相应控制信号


		IF级		ID级	EX级	MEM级	WB级		
地址	指令	CLK	PC	IM	IF/ID	ID/EX	EX/MEM	MEM/WB	RF
0	lw \$t0, 0(\$t1)	↑ 1	0→4	lw→sub	lw				
4	sub \$t3, \$t0, \$t2	↑ 2	4→8	sub→and	sub	lw			
8	and \$t5, \$t0, \$t4	↑ 3	8	and	sub	nop	lw		
12	or \$t7, \$t0, \$t6	↑ 4	8	and	sub	nop	nop	lw结果	
16	add \$t1, \$t2, \$t3	↑ 5	8	and	sub	nop	nop	nop	lw结果
		↑ 6	8→12	and→or	and	sub	nop	nop	nop

# Data Hazard: Loads (4/4)

- Slot after a load is called a *load delay slot*
  - If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle
  - Letting the hardware stall the instruction in the delay slot is equivalent to putting a `nop` in the slot (except the latter uses more code space)
- **Idea:** Let the compiler put an unrelated instruction in that slot → no stall!

# Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction!
- MIPS code for  $A=B+E$ ;  $C=B+F$ ;



# Agenda

- Structural Hazards
- Data Hazards
  - Forwarding
- Data Hazards (Continued)
  - Load Delay Slot
- Control Hazards
  - Branch and Jump Delay Slots
  - ~~– Branch Prediction~~

### 3. Control Hazards


- Branch (`beq`, `bne`) determines flow of control
  - Fetching next instruction depends on branch outcome
  - Pipeline can't always fetch correct instruction
    - Still working on ID stage of branch
- **Simple Solution:** Stall on *every* branch until we have the new PC value
  - How long must we stall?

# B指令冒险造成的停顿代价

		IF级		ID级	EX级	MEM级	WB级		
地址	指令	CLK	PC	IM	IF/ID	ID/EX	EX/MEM	MEM/WB	RF
0	beq \$1, \$3, 24	↑ 1	0→4	beq→and	beq				
4	and \$12, \$2, \$5	↑ 2	4	and	nop	beq			
8	or \$13, \$6, \$2	↑ 3	4	and	nop	nop	beq结果		
12	add \$14, \$2, \$2	↑ 4	4→28	and→lw	nop	nop	nop		
		↑ 5	28→32	lw→XX	lw	nop	nop	nop	nop
28	lw \$4, 50(\$7)								

❑ 如不对B指令做任何处理，则必须插入3个NOP

- ◆ b指令结果及新PC值保存在EX/MEM，因此PC在clk4才能加载正确值
- ◆ IF/ID在clk5才能存入转移后指令(即lw指令)



Q: IF/ID.clr表达式?


# 方案1：假定分支不发生

- ❑ 即使在ID级发现是B指令也不停顿
- ❑ 根据B指令结果，决定是否清除3条后继指令
  - ◆ 使得and/or/add不能前进

PC相对  
偏移

指令


0	beq \$1, \$3, 24
4	and \$12, \$2, \$5
8	or \$13, \$6, \$2
12	add \$14, \$2, \$2
28	lw \$4, 50(\$7)





## 方案2：缩短分支延迟

- 在ID阶段放置比较器，尽快得到B指令结果
  - B指令结果可以提前2个clock得到
  - B指令后继可能被废弃的指令减少为1条
    - 当需要转移时，清除IF/ID即可




## 方案2：缩短分支延迟

- 比较器前置后，会产生数据相关
  - B指令可能依赖于前条指令的结果
- 依赖结果1：从ALU转发数据
- 依赖结果2：只能暂停

Q：如果依赖MEM/WB的结果，是否需要设置转发？

A：转发！



### 3. Control Hazard: Branching

- **Option #3:** *Branch delay slot*
  - Whether or not we take the branch, *always* execute the instruction immediately following the branch
  - Worst-Case: Put a `nop` in the branch-delay slot
  - Better Case: Move an instruction from before the branch into the branch-delay slot
    - Must not affect the logic of program

### 3. Control Hazard: Branching

- MIPS uses this *delayed branch* concept
  - Re-ordering instructions is a common way to speed up programs
  - Compiler finds an instruction to put in the branch delay slot  $\approx 50\%$  of the time
- Jumps also have a delay slot
  - Why is one needed?

# Delayed Branch Example

## Nondelayed Branch

```
or    $8, $9, $10  
add   $1, $2, $3  
sub   $4, $5, $6  
beq   $1, $4, Exit  
xor   $10, $1, $11
```

**Exit:**

7/25/2012

## Delayed Branch

```
add   $1, $2, $3  
sub   $4, $5, $6  
beq   $1, $4, Exit  
or    $8, $9, $10  
xor   $10, $1, $11
```

**Exit:**

Why not any of the  
other instructions?

# Delayed Jump in MIPS

- MIPS Green Sheet for `jal`:  
 $R[31] = PC + 8$ ;  $PC = \text{JumpAddr}$ 
  - $PC+8$  because of *jump delay slot*!
  - Instruction at  $PC+4$  always gets executed before `jal` jumps to label, so return to  $PC+8$

**Question:** For each code sequences below, choose one of the statements below:

1:

```
lw $t0,0($t0)
add $t1,$t0,$t0
```

2:


```
add $t1,$t0,$t0
addi $t2,$t0,5
addi $t4,$t1,5
```

3:

```
addi $t1,$t0,1
addi $t2,$t0,2
addi $t3,$t0,2
addi $t3,$t0,4
addi $t5,$t1,5
```


- ☐ **No stalls as is**
- ☐ **No stalls with forwarding**
- ☐ **Must stall**

# Code Sequence 1






# Code Sequence 2



# Code Sequence 3



# Summary

- Hazards reduce effectiveness of pipelining
  - Cause stalls/bubbles
- Structural Hazards
  - Conflict in use of datapath component
- Data Hazards
  - Need to wait for result of a previous instruction
- Control Hazards
  - Address of next instruction uncertain/unknown
  - Branch and jump delay slots