计算机学院专业必修课

计算机组成

多周期MIPS:数据通路/控制 时序逻辑:状态机


高小鹏

北京航空航天大学计算机学院 系统结构研究所

提纲

- 内容主要取材
 - □ 数字设计和计算机体系结构(第3章,第7章)
- 多周期数据通路控制信号分析
- 多周期控制器状态机构造
- 多周期性能分析

多周期数据通路控制信号:寄存器写使能



1: 允许写入; 0: 禁止写入


IW

ADDU

SUBU

ORI

多周期数据通路控制信号:操作选择




IW

ADDU

SUBU

ORI

多周期数据通路控制信号:操作选择



BEQ: NPC \(\bullet \) PC+sign_ext(imm16)

JAL: NPC \leftarrow PC_{31.28} || imm26 || 00

北京航空航天大学计算机学院

IW

ADDU


SUBU

多周期数据通路控制信号:操作选择

LW
ADDU
SUBU
ORI
LUI
SW
BEQ
JAL

ALUOp为什么需要2位?

◆ 无符号加、符号加、无符号减、或




ExtOp


ALUOp[1:0]

多周期数据通路控制信号:多路选择

LW
ADDU
SUBU
ORI
LUI
SW
BEQ
JAL



多周期数据通路及控制器



LW ADDU SUBU


提纲

- 内容主要取材
 - □ 数字设计和计算机体系结构(第3章,第7章)
- ▶ 多周期数据通路控制信号分析
- 多周期控制器状态机构造
- 多周期性能分析

多周期控制器设计

- 数据通路: 5阶段(IF、DCD/RF、EXE、MEM、WB)
 - □ 特点: 每条指令由若3~5个时钟周期完成
- 控制器: FSM+输出逻辑
 - □ FSM至少应包括5个状态: 分别对应数据通路的5个阶段
- FSM输入
 - Op/Funct: Instr[31:26]/Instr[5:0]
 - Zero
 - □ Reset, Clk
- 输出逻辑
 - □ 指令执行在特定阶段处于某种状态
 - Op/Funct, FSM, Zero

LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL



Addr

sign_extend(offset) + GPR[base]

memword

Memory[Addr]

GPR[rt]

memword


PC


PC + 4


RTL


 $R[rt] \leftarrow MEM[R[rs] + sign_ext(imm16)]$

PC←PC+4














	Op	Funct	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr			1	0	0							
NPCOp			PC+4	Χ	Χ							
IRWr			1	0	0							
GPRWr			0	0	0							
DMWr			0	0	0							
ALUOp			Χ	add	add							
GPRSel			Χ	00	00							
WDSel			Χ	01	01							
ExtOp			Χ	SE	SE							
BSel			Х	1	1							



















寄存器



LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL 21 20 16 15 31 26 25 sw





Addr ← sign_extend(offset) + GPR[base] RTL描述 memword ← Memory[Addr] GPR[rt] ← memword


 $PC \leftarrow PC + 4$


 $MEM[R[rs]+sign_ext(imm16)] \leftarrow R[rt]$


PC←PC+4












LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL




Operation:


GPR[rt] ← GPR[rs] or zero_extend(imm


RTL

 $R[rd] \leftarrow R[rs] \mid zero_extend(imm16)$

PC←PC+4









	Ор	Funct	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr			1	0					0	0		
NPCOp			PC+4	Х					Х	Χ		
IRWr			1	0					0	0		
GPRWr			0	0					0	1		
DMWr			0	0					0	0		
ALUOp			Х	OR					OR	OR		
GPRSel			Х	00					00	00		
WDSel			Х	00					00	00		
ExtOp			Х	ZE					ZE	ZE		
BSel			Х	1					1	1		


I型与R型没有实质差别!区别仅在于:


◆ ALU的B通道的控制



- LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL
- LUI怎么执行?
 - □ GPR[rt] \leftarrow imm16 || 0¹⁶










LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL

```
beq if (R[rs]==R[rt])
then PC\leftarrow PC+4+[sign\_ext(imm16)||00]
else PC\leftarrow PC+4
```









LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL

```
I: GPR[31] \leftarrow PC + 8

I+1:PC \leftarrow PC<sub>GPRLEN-1...28</sub> || instr_index || 0<sup>2</sup>
```





综合信号:第1步

• 用变量表达所有指令

	Op	Funct
LW	100011	
SW	101011	
ADDU	000000	100001
SUBU	000000	100011
ORI	001101	
LUI	001111	
BEQ	000100	
JAL	000011	

综合信号:第2步

- 给状态机分配寄存器
 - □ S0~S9: 4个寄存器, fsm[3:0]
- 定义状态编号
- ▶ 用变量表达状态

```
s0 = fsm[3]'.fsm[2]'.fsm[1]'.fsm[0]'
s1 = fsm[3]'.fsm[2]'.fsm[1]'.fsm[0]
s2 = fsm[3]'.fsm[2]'.fsm[1] .fsm[0]'
...
s8 = fsm[3] .fsm[2]'.fsm[1]'.fsm[0]'
```

 $s9 = fsm[3] \cdot fsm[2]' \cdot fsm[1]' \cdot fsm[0]$

状态名	编号
S 0	0000
S 1	0001
S2	0010
S 3	0011
S4	0100
S5	0101
S 6	0110
S 7	0111
S 8	1000
S 9	1001

综合信号:第3步(以PCWr为例)

	Op	Funct	S0	S1	S2	S 3	S4	S5	S6	S7	S8	S9
LW	100011		1	0	0	0	0	0	0	0	0	0
SW	101011		1	0	0	0	0	0	0	0	0	0
ADDU	000000	100001	1	0	0	0	0	0	0	0	0	0
SUBU	000000	100011	1	0	0	0	0	0	0	0	0	0
ORI	001101		1	0	0	0	0	0	0	0	0	0
LUI	001111		1	0	0	0	0	0	0	0	0	0
BEQ	000100		1	0	0	0	0	0	0	0	0/1	0
JAL	000011		1	0	0	0	0	0	0	0	0	1


```
PCWr = (lw+sw+addu+subu+ori+lui+beq+jal) ·S0 +
    beq·zero +
    jal·s9
```

合并

- 构造出N类表
 - \sim N << 56!
- 示例: PCWr
 - □ 抽取: N张表分别抽 取PCWr的所有真值
 - □ 真值:形成PCWr的 真值表
 - □ 方程: 真值表化简

注意:

⇒ 某些信号(ALUOp)可能需要二次真值表



提纲

- 内容主要取材
 - □ 数字设计和计算机体系结构(第3章,第7章)
- ▶ 多周期数据通路控制信号分析
- 多周期控制器状态机构造
- 多周期性能分析



Review: Processor Performance


Program Execution Time

- = (#instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x $CPI \times T_C$

CPI: Cycle/instruction



Single-Cycle Performance



 T_C limited by critical path (1w)





Single-Cycle Performance

Single-cycle critical path:

$$T_c = t_{pcq_PC} + t_{mem} + \max(t_{RFread}, t_{sext} + t_{mux}) + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

- Typically, limiting paths are:
 - memory, ALU, register file

$$-T_c = t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$$



Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	t_{mem}	250
Register file read	t_{RF} read	150
Register file setup	t_{RF} setup	20

$$T_c = ?$$



Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	t_{mem}	250
Register file read	t_{RF} read	150
Register file setup	t_{RF} setup	20

$$T_c = t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$$

= $[30 + 2(250) + 150 + 25 + 200 + 20]$ ps
= 925 ps





Single-Cycle Performance Example

Program with 100 billion instructions:

Execution Time = # instructions x CPI x T_C

$$= (100 \times 10^9)(1)(925 \times 10^{-12} \,\mathrm{s})$$

= 92.5 seconds



Multicycle Processor Performance

- Instructions take different number of cycles:
 - 3 cycles: beq, j
 - 4 cycles: R-Type, sw, addi
 - 5 cycles: lw
- CPI is weighted average
- SPECINT2000 benchmark:
 - 25% loads
 - 10% stores
 - 11% branches
 - 2% jumps
 - 52% R-type


Average CPI = (0.11 + 0.2)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12



Multicycle Processor Performance

Multicycle critical path:

$$T_c = t_{pcq} + t_{mux} + \max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$$



Multicycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	t_{mem}	250
Register file read	t_{RF} read	150
Register file setup	t_{RF} setup	20

$$T_c = ?$$



Multicycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	t_{mem}	250
Register file read	t_{RF} read	150
Register file setup	t_{RF} setup	20

$$T_c = t_{pcq_PC} + t_{mux} + \max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$$

= $t_{pcq_PC} + t_{mux} + t_{mem} + t_{setup}$
= $[30 + 25 + 250 + 20] \text{ ps}$
= 325 ps





Chapter 7 :: Topics

For a program with 100 billion instructions executing on a multicycle MIPS processor

- CPI = 4.12
- $T_c = 325 \text{ ps}$

Execution Time =



For a program with 100 billion instructions executing on a multicycle MIPS processor

- CPI = 4.12
- $T_c = 325 \text{ ps}$

Execution Time = (# instructions) × CPI ×
$$T_c$$

= $(100 \times 10^9)(4.12)(325 \times 10^{-12})$
= 133.9 seconds

This is slower than the single-cycle processor (92.5 seconds). Why?



Multicycle Performance Example

Program with 100 billion instructions

Execution Time = (# instructions)
$$\times$$
 CPI \times T_c

$$=(100 \times 10^9)(4.12)(325 \times 10^{-12})$$

= 133.9 seconds

This is **slower** than the single-cycle processor (92.5 seconds). Why?

- Not all steps same length
- Sequencing overhead for each step $(t_{pcq} + t_{setup} = 50 \text{ ps})$



