计算机科学与技术专业课程

计算机组成

MIPS单周期数据通路


高小鹏

北京航空航天大学计算机学院 系统结构研究所


提纲

- 内容主要取材
 - □ CS617的20讲
- 处理器设计
- 数据通路概述
- 组装数据通路
- 控制介绍

Great Idea #1: Levels of Representation/Interpretation



Hardware Design Hierarchy




提纲

- 内容主要取材
 - □ CS617的20讲
- 处理器设计
- 数据通路概述
- 组装数据通路
- 控制介绍

Five Components of a Computer

- Components a computer needs to work
 - Control
 - Datapath
 - Memory
 - Input
 - Output




The Processor

- Processor (CPU): Implements the instructions of the Instruction Set Architecture (ISA)
 - Datapath: part of the processor that contains the hardware necessary to perform operations required by the processor ("the brawn")
 - Control: part of the processor (also in hardware) which tells the datapath what needs to be done ("the brain")

Processor Design Process

Five steps to design a processor:

- 1. Analyze instruction set → datapath requirements
- Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements



- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

The MIPS-lite Instruction Subset

ADDU and SUBU

- addu rd, rs, rt
- subu rd, rs, rt

•	31 26	21	16	11	6	0
_	op	rs	rt	rd	shamt	funct
	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

16

5 bits

• OR Immediate:

_	ori	rt.	rs.	imm1	6 6 bits
	$O \perp \perp$		$r \perp \sim r$, 	. U

31

	op	rs	rt	immediate
-				

21

5 bits

- LOAD and
- **STORE Word**

31	26	21	16	0
	ор	rs	rt	immediate
	6 bits	5 bits	5 bits	16 bits

- lw rt, rs, imm16
- sw rt, rs, imm16
- **BRANCH:**

7/23/2012

-beq rs, rt, imm16

31	26	21	16	
			4	Г

6 bits 5 bits 5 bits 16 bits

26

16 bits

immediate

Register Transfer Language (RTL)

All start by fetching the instruction:

```
R-format: {op, rs, rt, rd, shamt, funct} ← MEM[ PC ]
I-format: {op, rs, rt, imm16} ← MEM[ PC ]
```

RTL gives the meaning of the instructions:

Inst Register Transfers

```
ADDU R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4

SUBU R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4

ORI R[rt] \leftarrow R[rs] | zero\_ext(imm16); PC \leftarrow PC + 4

LOAD R[rt] \leftarrow MEM[R[rs] + sign\_ext(imm16)]; PC \leftarrow PC + 4

STORE MEM[R[rs] + sign\_ext(imm16)] \leftarrow R[rt]; PC \leftarrow PC + 4


BEQ if ( R[rs] == R[rt] )

then PC \leftarrow PC + 4 + (sign\_ext(imm16)) | 00)
else PC \leftarrow PC + 4
```

Step 1: Requirements of the Instruction Set

- Memory (MEM)
 - Instructions & data (separate: in reality just caches)
 - Load from and store to
- Registers (32 32-bit regs)
 - Read rs and rt
 - Write rt or rd
- PC
 - Add 4 (+ maybe extended immediate)
- Extender (sign/zero extend)
- Add/Sub/OR unit for operation on register(s) or extended immediate
 - Compare if registers equal?


Generic Datapath Layout



- Break up the process of "executing an instruction"
 - Smaller phases easier to design and modify independently
- Proj1 had 3 phases: Fetch, Decode, Execute
 - Now expand Execute

Step 2: Components of the Datapath

- Combinational Elements
 - Gates and wires
- State Elements + Clock
- Building Blocks:



MUX设计

- □ 1位2选1 MUX表达式: Y = !S&D0 + S&D1
- □ 1位4选1 MUX表达式: Y = ?

$$Y = !S0&!S1&D0 +$$


!S0& S1&D1 +

S0& S1&D3

□ 1位N选1 MUX表达式?

$$Y = \sum_{0}^{N-1} S_i \& D_i$$

Si: S的组合表示



Multiplexer (Mux)


- Selects between one of *N* inputs to connect to output
- log₂N-bit select input control input

MUX设计

- 32位4选1 MUX表达式:?
 - ◆ 就是32个4选1 MUX
 - Verilog表达式

```
assign Y = !S0&!S1&D0 +
           !S0& S1&D1 +
            S0&!S1&D2 +
            S0& S1&D3 ;
```

M位N选1 MUX表达式?



TIP 表达式简写表达方法, 即省略了[31:0] 前提: DO~D3及Y的位宽

一致!

ALU Requirements

MIPS-lite: add, sub, OR, equality

```
ADDU R[rd] = R[rs] + R[rt]; \dots

SUBU R[rd] = R[rs] - R[rt]; \dots

ORI R[rt] = R[rs] \mid zero\_ext(Imm16)\dots

BEQ if (R[rs] == R[rt])\dots
```

- Equality test: Use subtraction and implement output to indicate if result is 0
- P&H also adds AND, Set Less Than (1 if A < B, 0 otherwise)
- Can see ALU from P&H C.5 (on CD)

VerilogHDL建模4位加法与减法

4位加法(无overflow检测)

```
4位加法
  module add4(a,b,c);
      input [3:0] a, b;
3
      output [3:0] c;
5
      assign c = a + b;
6
  endmodule
```

TIP:

Verilog的"+": 最基础的二进制 加法,是不区分正负数的!

4位减法(采用二进制补码运算方法,即加相反数)

```
4位减法(无overflow检测)
  module sub4(a,b,c);
      input [3:0] a, b;
      output [3:0] c;
      assign c = a + \sim b + 1'b1;
5
6
   endmodule
```

```
TIP:
也可以采用
assign c = a - b ;
```



VerilogHDL建模4位ALU

□ ALU的功能:加、减、或

◆ 加/減:不支持overflow

□ op:控制信号

◆ 00~加法; 01~减法; 10~或; 11~保留

head.v


```
`define ALU_ADDU 2'b00
`define ALU_SUBU 2'b01
`define ALU_OR 2'b10
```

□ 建模方法:利用assign语句实现加法与减法的2选1

```
`include "head.v"
2
   module ALU( a, b, c, op );
       input [3:0] a, b;
      input [1:0] op ;
5
      output [3:0] c;
      assign c = (op == `ALU ADDU) ? (a + b):
8
                                                 加
                 (op==`ALU SUBU) ? (a + ~b + 1) : 减
9
                 (op==`ALU OR) ? (a | b) : 或
10
                                                 保留
                                  4'b0000;
11
   endmodule
12
```

Storage Element: Register

- As seen in Logisim intro
 - N-bit input and output buses
 - Write Enable input
- Write Enable:
 - De-asserted (0): Data Out will not change
 - Asserted (1): Data In value placed onto Data Out on the rising edge of CLK




Storage Element: Register File

Register File consists of 32 registers:

Output buses busA and busB

Input bus busW

Register selection



busW

- Place data of register RA (number) onto busA
- Place data of register RB (number) onto busB
- Store data on busW into register RW (number) when Write Enable is 1
- Clock input (CLK)
 - CLK input is a factor ONLY during write operation
 - During read, behaves as a combinational logic block:
 RA or RB valid → busA or busB valid after "access time"


busA


32 x 32-bit

Registers

Register File设计考虑

- □ 内部需要多少个32位寄存器?
- □ 读出数据功能: 32位31选1 MUX
 - ◆ 2个读出端口是独立工作
 - ◆ 无需彼此等待
- □ 写入数据功能: 关键是写使能
 - ◆ 每个寄存器需要一个写使能
- □ DEMUX: 分离器/解码器
 - Demultiplexer
 - N位编码产生2^N个输出
 - ◆ 有且仅有1个输出有效





□ 1位D寄存器:标准的寄存器

```
1位D寄存器
   module d ff(d, q, clk);
       input d, clk;
       output q;
 4
 5
       req r;
 6
       assign q = r;
       always @(posedge clk)
9
           r \ll d;
10
11
   endmodule
```

r: 寄存器

将r从q输出 告诉编译器,以下行为按寄存器建模 时钟上升沿时,将输入保存至r

□ 1位写使能D寄存器

```
1位写使能D寄存器
   module d ff( d, we, q, clk );
       input d, we;
       output q;
       input clk;
 4
 6
       reg r;
       assign q = r;
       always @ ( posedge clk )
10
           if ( we )
11
             r \ll d;
12
13
   endmodule
```

```
寄存器建模的完整写法:
```

```
if ( we )
    r <= d ;
else
    r <= r ;</pre>
```

Q: 为什么可以忽略else?

A: 对于缺少的分支,编译器会

自动补充 "r <= r"。

□ 1位写使能D异步复位寄存器

```
1位写使能D异步复位寄存器
   module d ff (d, we, q, clk, rst);
       input d, we;
       output q;
       input clk, rst;
       reg r;
       assign q = r;
       always @ ( posedge clk or posedge rst )
           if (rst)
10
11
               r <= 1'b0;
12
         else if ( we )
13
              r <= d ;
14
15
   endmodule
```

TIP: 分析方法

由于rst在敏感表中, 因此rst的有效和clk 的有效,均会导致 always语句块执行。 这意味着rst对d的作 用与clk无关,故这 就是异步复位。

Q:在设计中如何选择异步复位or同步 复位?

□ 32位写使能寄存器

```
32位写使能寄存器
   module d32(d, we, q, clk);
       input [31:0] d;
       input
            we ;
 4
       output [31:0] q;
       input clk;
       req [31:0] r;
 9
       assign q = r;
       always @ ( posedge clk )
10
11
          if (we)
12
              r \ll d;
13
   endmodule
14
```


TIP: 对于N位寄存器,仅 仅改变输入信号、 输出信号和内部寄 存器定义的位数即 可。

□ 32位写使能寄存器(用generate-for建模。Verilog-2001标准)

```
32位写使能寄存器
   module d32(d, we, q, clk);
       input [31:0] d;
                                     TIP
       input we;
                                     1)genvar定义循环变量
 4
       output [31:0] q;
                                     2)必须要有for、begin/end
       input clk;
                                     3)begin必须要有标签
                  i ;
       genvar
 9
       generate
           for ( i=0; i<32; i=i+1 )
10
11
          begin : label d
              d ff u dff(d[i], we, q[i], clk);
12
13
           end
14
       endgenerate
15
16
   endmodule
```

Verilog建模RF

- 采用结构建模方法建模RF
 - 其他部分为行为建模



```
we[31:1] ;
wire
wire [31:0] q[31:1]
genvar i ;
genvar j ;
generate
  for (i=1; i<32; i=i+1)
 begin : label we
    assign we[i] = (RW==i) \& WE ;
  end
endgenerate
generate
  for (j=1; j\le 32; j=j+1)
 begin : label d32
    d32 u d32(busW, we[j], q[j], clk);
  end
endgenerate
assign busA = (RA==0) ? 32'b0 : q[RA] ;
assign busB = ...
 27
```

Verilog建模RF

- □ 用行为建模方法建模RF
- □ RF写入语句利用了RW是输入信号(即RW是变值)这一特性

```
WE RW EN R1 RB bush RB bush RB bush RB R31
```

Storage Element: Idealized Memory

- Memory (idealized)
 - One input bus: Data In
 - One output bus: Data Out
- Data In

 32

 CLK

 Data Out

 32

- Memory access:
 - Read: Write Enable = 0, data at Address is placed on Data Out
 - Write: Write Enable = 1, Data In written to Address
- Clock input (CLK)
 - CLK input is a factor ONLY during write operation
 - During read, behaves as a combinational logic block:
 Address valid → Data Out valid after "access time"

Verilog建模存储器

- □ 建模要点:内部是寄存器阵列
- □ 时序特点:写入的数据滞后1个cycle输出
 - ◆ 由寄存器特性决定

```
module MEM4KB (A, DI, We, DO, clk);
       input [9:0] A;
 3
      input [31:0] DI ;
      input We;
4
 5
      output [31:0] DO ;
 6
      input clk;
      req [31:0] array[1023:0];
      assign DO = array[A] ;
10
11
12
      always @ ( posedge clk )
13
          if (We)
14
              array[A] <= DI ;
   endmodule
15
```

TIP:


建模类似于RF。 实际设计芯片时, 会采用定制的库, 而不会用寄存器 方式实现存储器。

对于P8,存储器 要用FPGA芯片内 置的块存储器。

提纲


- 内容主要取材
 - □ CS617的20讲
- 处理器设计
- 数据通路概述
- 组装数据通路
- 控制介绍

Datapath Overview (1/5)




- Phase 1: Instruction Fetch (IF)
 - Fetch 32-bit instruction from memory
 - Increment PC (PC = PC + 4)

Datapath Overview (2/5)




- Phase 2: Instruction Decode (ID)
 - Read the opcode and appropriate fields from the instruction
 - Gather all necessary registers values from Register File

Datapath Overview (3/5)




- Phase 3: Execute (EX)
 - ALU performs operations: arithmetic (+,-,*,/), shifting, logical (&,|), comparisons (slt,==)
 - Also calculates addresses for loads and stores

Datapath Overview (4/5)



- Phase 4: Memory Access (MEM)
 - Only load and store instructions do anything during this phase; the others remain idle or skip this phase
 - Should be fast due to caches

Datapath Overview (5/5)



- Phase 5: Register Write (WB for "write back")
 - Write the instruction result back into the Register File
 - Those that don't (e.g. sw, j, beq) remain idle or skip this phase

Why Five Stages?

- Could we have a different number of stages?
 - Yes, and other architectures do
- So why does MIPS have five if instructions tend to idle for at least one stage?
 - The five stages are the union of all the operations needed by all the instructions
 - There is one instruction that uses all five stages: load (lw/lb)

提纲

- 内容主要取材
 - □ CS617的20讲
- 处理器设计
- 数据通路概述
- 组装数据通路
- 控制介绍

Step 3: Assembling the Datapath


- Assemble datapath to meet RTL requirements
 - Exact requirements will change based on ISA
 - Here we will examine each instruction of MIPS-lite
- The datapath is all of the hardware components and wiring necessary to carry out all of the different instructions
 - Make sure all components (e.g. RegFile, ALU) have access to all necessary signals and buses
 - Control will make sure instructions are properly executed (the decision making)

Datapath by Instruction

- All instructions: *Instruction Fetch* (**IF**)
 - Fetch the Instruction: mem[PC]
 - Update the program counter:
 - Sequential Code:

 $PC \leftarrow PC + 4$

Branch and Jump:
 PC ← "something else"




Datapath by Instruction

- All instructions: *Instruction Decode* (**ID**)
 - Pull off all relevant fields from instruction to make available to other parts of datapath
 - MIPS-lite only has R-format and I-format
 - Control will sort out the proper routing (discussed later)




Step 3: Add & Subtract

- ADDU R[rd]←R[rs]+R[rt];
- Hardware needed:
 - Instruction Mem and PC (already shown)
 - Register File (RegFile) for read and write
 - ALU for add/subtract




Step 3: Add & Subtract

- ADDU R[rd]←R[rs]+R[rt];
- Connections:
 - RegFile and ALU Inputs
 - Connect RegFile and ALU
 - RegWr (1) and ALUctr (ADD/SUB) set by control in ID




Step 3: Or Immediate

- ORI R[rt]←R[rs]|zero_ext(Imm16);
- Is the hardware below sufficient?
 - Zero extend imm16?
 - Pass imm16 to input of ALU?
 - Write result to rt?



Step 3: Or Immediate



- ORI R[rt] \leftarrow R[rs] | zero_ext(Imm16);
- Add new hardware:
 - Still support add/sub
 - New control signals:

RegDst, ALUSrc


```
input [15:0] imm16;
output [31:0] ext32;
assign ext32 = {16'b0, imm16}
```

How to implement this?

RegDst rd rt 2:1 MUX **RegWr** <u>ALUctr</u> rs 32 busA RW RA RB 32 RegFile 32 busB 32 ZeroEx imm16-32 16


Step 3: Load

- LOAD R[rt] ← MEM[R[rs] + sign_ext(Imm16)];
- Hardware sufficient?
 - Sign extend imm16?
 - Where's MEM?



Step 3: Load

- LOAD R[rt]←MEM[R[rs]+sign ext(Imm16)];
- New control signals: ExtOp, MemWr, MemtoReg



7/23/2012

Summer 2012 -- Lecture #20

Verilog建模扩展单元

▶ 建模要点:二进制补码的扩展方法

Q:


如何改善行6的编码风格以使其可读性更好?

A:


哪怕extop的选项很少,也应该用宏来定义extop的各个取 <u>值。增加可读性是降低代码开发</u>与调试复杂度的重要手段。

Step 3: Store


- STORE MEM[R[rs]+sign ext(Imm16)]←R[rt];
- Connect busB to Data In (no extra control needed!)



- BEQ if(R[rs]==R[rt]) then $PC \leftarrow PC+4 + (sign_ext(Imm16) \mid \mid 00)$
- Need comparison output from ALU




- BEQ if(R[rs]==R[rt]) then $PC \leftarrow PC+4 + (sign_ext(Imm16) \mid \mid 00)$
- Revisit "next address logic":



注意:硬件的计算顺序与软件的计算顺序有本质不同。并行是核心性质!


- BEQ if(R[rs]==R[rt]) then $PC \leftarrow PC+4 + (sign_ext(Imm16) \mid \mid 00)$
- Revisit "next address logic":
 - nPC_sel should be 1 if branch, 0 otherwise



nPC_sel	zero	MUX
0	0	0
0	1	0
1	0	0
1	1	1

How does this change if we add bne?

- BEQ if(R[rs]==R[rt]) then $PC \leftarrow PC+4 + (sign_ext(Imm16) \mid \mid 00)$
- Revisit "next address logic":




提纲

- 内容主要取材
 - □ CS617的20讲
- 处理器设计
- 数据通路概述
- 组装数据通路
- 控制介绍

Processor Design Process

- Five steps to design a processor:
 - 1. Analyze instruction set → datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements



- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
 - 5. Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

Control

- Need to make sure that correct parts of the datapath are being used for each instruction
 - Have seen control signals in datapath used to select inputs and operations
 - For now, focus on what value each control signal should be for each instruction in the ISA
 - Next lecture, we will see how to implement the proper combinational logic to implement the control

MIPS-lite Datapath Control Signals

• ExtOp: $0 \rightarrow$ "zero"; $1 \rightarrow$ "sign"

• ALUsrc: $0 \rightarrow \text{busB}$; $1 \rightarrow \text{imm} 16$

• **ALUctr:** "ADD", "SUB", "OR"


• **nPC_sel:** $0 \rightarrow +4$; $1 \rightarrow$ branch

• MemWr: $1 \rightarrow$ write memory

• MemtoReg: $0 \rightarrow ALU$; $1 \rightarrow Mem$


• RegDst: $0 \rightarrow$ "rt"; $1 \rightarrow$ "rd"

• RegWr: $1 \rightarrow$ write register




Desired Datapath For addu

• $R[rd] \leftarrow R[rs] + R[rt];$




Desired Datapath For ori

• R[rt]←R[rs] | ZeroExt(imm16);




Desired Datapath For load

• R[rt] ← MEM{R[rs]+SignExt[imm16]};




Desired Datapath For store

MEM{R[rs]+SignExt[imm16]}←R[rt];



Desired Datapath For beq


• BEQ if(R[rs]==R[rt]) then $PC \leftarrow PC+4 + (sign_ext(Imm16) \mid \mid 00)$



Summary (1/2)

Five steps to design a processor:

- Analyze instruction set → datapath requirements
- Select set of datapath components & establish clock methodology
- Assemble datapath meeting the requirements



- 4) Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5) Assemble the control logic
 - Formulate Logic Equations
 - Design Circuits

Summary (2/2)

- Determining control signals
 - Any time a datapath element has an input that changes behavior, it requires a control signal (e.g. ALU operation, read/write)
 - Any time you need to pass a different input based on the instruction, add a MUX with a control signal as the selector (e.g. next PC, ALU input, register to write to)
- Your datapath and control signals will change based on your ISA