2015年计算机组成研讨班

多周期CPU形式建模综合方法

多周期控制器


高小鹏 gxp@buaa.edu.cn

北京航空航天大学计算机学院 2015年7月

提纲

- 内容主要取材
 - □ 数字设计和计算机体系结构(第3章,第7章)
- 多周期数据通路控制信号分析
- 多周期控制器状态机构造
- 多周期性能分析

多周期数据通路控制信号: 寄存器写使能



1:允许写入;0:禁止写入

算机学院


IW

ADDU

SUBU

多周期数据通路控制信号:操作选择


LW
ADDU
SUBU
ORI
LUI
SW
BEQ
JAL




多周期数据通路控制信号:多路选择

LW
ADDU
SUBU
ORI
LUI
SW
BEQ
JAL

GPRSel[1:0]



多周期数据通路及控制器



LW ADDU SUBU

提纲

- 内容主要取材
 - □ 数字设计和计算机体系结构(第3章,第7章)
- ▶ 多周期数据通路控制信号分析
- 多周期控制器状态机构造
- 多周期性能分析

多周期控制器设计

- 数据通路: 5阶段(IF、DCD/RF、EXE、MEM、WB)
 - □ 特点: 每条指令由若3~5个时钟周期完成
- 控制器: FSM+输出逻辑
 - □ FSM至少应包括5个状态: 分别对应数据通路的5个阶段
- FSM输入
 - Op/Funct: Instr[31:26]/Instr[5:0]
 - Zero
 - □ Reset, Clk
- 输出逻辑
 - □ 各个控制信号: ƒ (输入信号, 状态机)

• LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL

31 20	5 25 21	20 16	15 0
LW	base	***	offset
100011	base	11	onset
6	5	5	16


```
Addr \( \sign_\text{extend(offset)} + \text{GPR[base]} \\ \text{memword} \( \text{Memory[Addr]} \\ \text{GPR[rt]} \( \text{memword} \) \\ \text{PC} \( \text{+} \) 4
```

RTL

 $R[rt] \leftarrow MEM[R[rs] + sign_ext(imm16)]$ $PC \leftarrow PC + 4$


多周期数据通路控制信号:寄存器写使能


LW
ADDU
SUBU
ORI
LUI
SW
BEQ
JAL






	SO	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1									
NPCOp	PC+4									
IRWr	1									
GPRWr	0									
DMWr	0									
ALUOp	Х									
GPRSel	X									
WDSel	Х									
ExtOp	Х									
BSel	Х									







ALUOp/GPRSel /WDSel/EXTOp /BSel 需要这么早有效


	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0								
NPCOp	PC+4	Χ								
IRWr	1	0								
GPRWr	0	0								
DMWr	0	0								
ALUOp	Χ	add								
GPRSel	Χ	00								
WDSel	Χ	01								
ExtOp	Х	SE								
BSel	Х	1								







	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0	0							
NPCOp	PC+4	Χ	Χ							
IRWr	1	0	0							
GPRWr	0	0	0							
DMWr	0	0	0							
ALUOp	Χ	add	add							
GPRSel	Χ	00	00							
WDSel	Χ	01	01							
ExtOp	Χ	SE	SE							
BSel	Х	1	1							






	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0	0	0						
NPCOp	PC+4	Χ	Χ	Χ						
IRWr	1	0	0	0						
GPRWr	0	0	0	0						
DMWr	0	0	0	0						
ALUOp	Χ	add	add	add						
GPRSel	Χ	00	00	00						
WDSel	Χ	01	01	01						
ExtOp	Χ	SE	SE	SE						
BSel	Χ	1	1	1						










S6 S7 S8 S9










	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0	0			0				
NPCOp	PC+4	Χ	Χ			Χ				
IRWr	1	0	0			0				
GPRWr	0	0	0			0				
DMWr	0	0	0			1				
ALUOp	Χ	add	add			add				
GPRSel	Χ	00	00			00				
WDSel	Χ	01	01			01				
ExtOp	Χ	SE	SE			SE				
BSel	Χ	1	1			1				









	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0					0			
NPCOp	PC+4	Χ					Χ			
IRWr	1	0					0			
GPRWr	0	0					0			
DMWr	0	0					0			
ALUOp	Χ	add					add			
GPRSel	Χ	01					01			
WDSel	Χ	00					00			
ExtOp	Χ	Χ					Χ			
BSel	Χ	0					0			






	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0					0	0		
NPCOp	PC+4	Χ					Χ	Χ		
IRWr	1	0					0	0		
GPRWr	0	0					0	1		
DMWr	0	0					0	0		
ALUOp	Χ	add					add	add		
GPRSel	Χ	01					01	01		
WDSel	Χ	00					00	00		
ExtOp	Χ	Χ					Χ	Χ		
BSel	Χ	0					0	0		



LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL




Operation:


GPR[rt] ← GPR[rs] or zero_extend(imm

RTL


 $R[rd] \leftarrow R[rs] \mid zero_extend(imm16)$


PC←PC+4





		S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
	PCWr	1	0					0	0		
	NPCOp	PC+4	Χ					Χ	Χ		
	IRWr	1	0					0	0		
	GPRWr	0	0					0	1		
	DMWr	0	0					0	0		
	ALUOp	X	OR					OR	OR		
	GPRSel	X	00					00	00		
	WDSel	X	00					00	00		
	ExtOp	X	ZE					ZE	ZE		
Ī	BSel	Х	1					1	1		







	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0					0	0		
NPCOp	PC+4	Χ					Χ	Χ		
IRWr	1	0					0	0		
GPRWr	0	0					0	1		
DMWr	0	0					0	0		
ALUOp	Χ	OR					OR	OR		
GPRSel	Χ	00					00	00		
WDSel	Χ	00					00	00		
ExtOp	Х	ZE					ZE	ZE		
BSel	Χ	1					1	1		


I型与R型没有实质差别!区别仅在于:


◆ ALU的B通道的控制




- LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL
- LUI怎么执行?
 - □ GPR[rt] \leftarrow imm16 || 0^{16}









	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0								
NPCOp	PC+4	Χ								
IRWr	1	0								
GPRWr	0	0								
DMWr	0	0								
ALUOp	Х									
GPRSel	Х	00								
WDSel	Х	00								
ExtOp	Х									
BSel	Х	1								






	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0					0	0		
NPCOp	PC+4	Χ					Χ	Χ		
IRWr	1	0					0	0		
GPRWr	0	0					0	1		
DMWr	0	0					0	0		
ALUOp	Χ	OR	J				OR	OR		
GPRSel	Χ	00					00	00		
WDSel	Χ	00					00	00		
ExtOp	Χ	HC					НС	HC		
BSel	Χ	1					1	1		


HC: 高位复制




LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL


```
beq if (R[rs] == R[rt])
then PC \leftarrow PC + 4 + [sign\_ext(imm16) | |00]
else PC \leftarrow PC + 4
```





	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0							Zero	
NPCOp	PC+4	BEQ								
IRWr	1	0								
GPRWr	0	0								
DMWr	0	0								
ALUOp	Χ	SUB							SUB	
GPRSel	Χ	Χ							Χ	
WDSel	Χ	Χ							Χ	
ExtOp	Χ	Χ							Χ	
BSel	Χ	0							0	







LW, SW, ADDU, SUBU, ORI, LUI, BEQ, JAL


```
I: GPR[31] \leftarrow PC + 4

I+1:PC \leftarrow PC<sub>GPRLEN-1...28</sub> || instr_index || 0<sup>2</sup>
```





	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9
PCWr	1	0								1
NPCOp	PC+4	BEQ								JAL
IRWr	1	0								0
GPRWr	0	0								1
DMWr	0	0								0
ALUOp	Χ	Χ								Х
GPRSel	Х	10								10
WDSel	Χ	10								10
ExtOp	X	Χ								Х
BSel	Х	Χ								Χ



综合信号:第1步

▶ 用变量表达所有指令

	Op	Funct
LW	100011	
SW	101011	
ADDU	000000	100001
SUBU	000000	100011
ORI	001101	
LUI	001111	
BEQ	000100	
JAL	000011	

综合信号:第2步

- 给状态机分配寄存器
 - □ S0~S9: 4个寄存器, fsm[3:0]
- 定义状态编号
- 用变量表达状态

```
S0 = fsm[3]' ·fsm[2]' ·fsm[1]' ·fsm[0]'

S1 = fsm[3]' ·fsm[2]' ·fsm[1]' ·fsm[0]

S2 = fsm[3]' ·fsm[2]' ·fsm[1] ·fsm[0]'

...
```

 $S8 = fsm[3] \cdot fsm[2]' \cdot fsm[1]' \cdot fsm[0]'$

 $S9 = fsm[3] \cdot fsm[2]' \cdot fsm[1]' \cdot fsm[0]$

状态名	编号
S0	0000
S 1	0001
S 2	0010
S 3	0011
S4	0100
S5	0101
S 6	0110
S 7	0111
S 8	1000
S 9	1001

综合信号: 第3步(以PCWr为例)

	Op	Funct	S0	S1	S2	S 3	S4	S5	S6	S7	S8	S9
LW	100011		1	0	0	0	0	0	0	0	0	0
SW	101011		1	0	0	0	0	0	0	0	0	0
ADDU	000000	100001	1	0	0	0	0	0	0	0	0	0
SUBU	000000	100011	1	0	0	0	0	0	0	0	0	0
ORI	001101		1	0	0	0	0	0	0	0	0	0
LUI	001111		1	0	0	0	0	0	0	0	0	0
BEQ	000100		1	0	0	0	0	0	0	0	zero	0
JAL	000011		1	0	0	0	0	0	0	0	0	1

由于SO是所有指令的公共状态,可以优化为

合并

- 构造出N类表
 - \sim N << 56!
- 示例: PCWr
 - □ 抽取: N张表分别抽 取PCWr的所有真值
 - □ 真值:形成PCWr的 真值表
 - □ 方程: 真值表化简

注意:

⇒ 某些信号(ALUOp)可 能需要二次真值表

