# CUDA Matrix Addition Report

Your Name

March 2, 2024

#### 1 Introduction

This report presents a performance comparison between CPU and CUDA implementations of matrix addition.

### 2 Code Implementation

The CUDA code and cpu code for matrix addition are shown below:

```
1 #include <iostream>
 2 #include <cstdlib>
 3 #include <ctime>
  #include <cuda_runtime.h>
  #define N 6400
  // CUDA kernel for matrix addition
   __global__ void matrixAddition(float **a, float **b, float **result
       , int rows, int cols) {
       int row = blockIdx.y * blockDim.y + threadIdx.y;
int col = blockIdx.x * blockDim.x + threadIdx.x;
11
12
13
       if (row < rows \&\& col < cols) {
14
            result[row][col] = a[row][col] + b[row][col];
15
16
       __syncthreads();
17
18 }
19
   void execute(int block_size) {
20
21
       // Matrix dimensions
       int rows = N;
22
23
       int cols = N;
24
       // Host arrays and initialization with random values
25
26
       float **h_a = new float*[rows];
       float **h_b = new float*[rows];
27
       float **h_result = new float*[rows];
28
29
       for (int i = 0; i < rows; ++i) {
30
           h_a[i] = new float[cols];
```

```
h_b[i] = new float[cols];
32
           h_result[i] = new float[cols];
33
       }
34
35
       srand(time(NULL));
36
       for (int i = 0; i < rows; ++i) {
37
           for (int j = 0; j < cols; ++j) {
38
               h_a[i][j] = static\_cast < float > (rand()) / RAND_MAX;
39
               h_b[i][j] = static\_cast < float > (rand()) / RAND_MAX;
40
           }
41
42
43
       // Device arrays
44
       float **d_a, **d_b, **d_result;
45
       cudaMalloc(&d_a, rows * sizeof(float *));
46
       cudaMalloc(&d_b, rows * sizeof(float *));
47
48
       cudaMalloc(&d_result , rows * sizeof(float *));
49
       float **d_a_data, **d_b_data, **d_result_data;
50
       cudaMalloc(&d_a_data, rows * cols * sizeof(float));
51
       cudaMalloc(&d_b_data, rows * cols * sizeof(float));
       cudaMalloc(&d_result_data, rows * cols * sizeof(float));
53
55
       cudaMemcpy(d_a, h_a, rows * sizeof(float *),
      cudaMemcpyHostToDevice);
       cudaMemcpy(d_b, h_b, rows * sizeof(float *),
      cudaMemcpyHostToDevice);
       cudaMemcpy(d_result, h_result, rows * sizeof(float *),
       cudaMemcpyHostToDevice);
58
       cudaMemcpy(d_a_data, h_a[0], rows * cols * sizeof(float),
      cudaMemcpyHostToDevice);
       cudaMemcpy(d_b_data, h_b[0], rows * cols * sizeof(float),
60
       cudaMemcpyHostToDevice);
61
       // Timing
62
       clock_t start, stop;
63
       start = clock();
65
       // Launch kernel for matrix addition and measure time
66
      dim3 threadsPerBlock(block_size, block_size);
67
       dim3 numBlocks((cols + threadsPerBlock.x - 1) / threadsPerBlock
68
                       (rows + threadsPerBlock.y - 1) / threadsPerBlock
69
       .y);
70
       matrixAddition <<< numBlocks, threadsPerBlock >>> (d_a, d_b,
71
       d_result, rows, cols);
       cudaDeviceSynchronize(); // Ensure all kernel launches are
73
       complete
74
75
       stop = clock();
      double timer_seconds = ((double)(stop - start)) /
CLOCKS_PER_SEC * 1000; // Convert to milliseconds
76
       std::cout << "Block size: " << block-size << ", Time taken: "
      << timer_seconds << " ms\n";
```

```
78
79
       // Copy result back to host
       cudaMemcpy(h_result, d_result, rows * sizeof(float *),
80
       cudaMemcpyDeviceToHost);
       {\tt cudaMemcpy(h\_result[0], d\_result\_data, rows * cols * size} of (
81
       float ) , cudaMemcpyDeviceToHost ) ;
       // Free device memory
83
84
       cudaFree(d_a);
       cudaFree(d_b);
85
       cudaFree(d_result);
86
       cudaFree(d_a_data);
87
       cudaFree (d_b_data);
88
89
       cudaFree(d_result_data);
90
        // Free host memory
91
       for (int i = 0; i < rows; ++i) {
92
            delete [] h_a[i];
93
            delete[] h_b[i];
delete[] h_result[i];
94
95
96
       delete[] h_a;
97
       delete [] h_b;
98
99
       delete[] h_result;
100 }
101
       main() {
102
       103
104
            execute(a[i]);
106
107
       return 0;
108
109 }
```

Listing 1: CUDA Matrix Addition Code

```
1 #include <iostream>
2 #include <cstdlib>
3 #include <ctime>
5 #define N 6400
6
  void matrixAdd(float *a, float *b, float *c, int n) {
      for (int i = 0; i < n; ++i) {
           for (int j = 0; j < n; ++j) {
9
               int index = i * n + j;
10
               c[index] = a[index] + b[index];
11
12
      }
13
14 }
15
16
  int main() {
       float *a, *b, *c; // Matrices
17
18
19
       int size = N * N * sizeof(float);
20
      // Allocate memory for matrices on host
```

```
a = (float *) malloc(size);
22
23
       b = (float *) malloc(size);
       c = (float *) malloc(size);
24
25
       // Initialize matrices with random numbers
26
       srand(time(NULL));
27
       for (int i = 0; i < N * N; ++i) {
           a[i] = static_cast < float > (rand()) / RANDMAX;
29
           b[i] = static_cast < float > (rand()) / RAND_MAX;
30
31
32
       // Start timing
33
       clock_t start = clock();
34
35
       // Perform matrix addition on CPU
36
       matrixAdd(a, b, c, N);
37
38
       // Stop timing
39
40
       clock_t end = clock();
41
       // Calculate elapsed time in milliseconds
42
       double elapsed_time = double(end - start) / CLOCKS_PER_SEC *
43
       1000.0;
44
       // Print execution time
45
       std::cout << "CPU execution time: " << elapsed_time << " ms" <<
46
        std::endl;
47
       // Free host memory
48
       free(a);
49
       free(b);
50
       free(c);
51
52
       return 0;
53
54 }
```

Listing 2: CUDA Matrix Addition Code

# 3 Hardware Specification

The CUDA matrix addition implementation was executed on a system with the following specifications:

- CPU: Intel(R) Xeon(R) Gold 5118 CPU @ 2.30GHz (12 cores, 24 threads)
- GPU: NVIDIA GeForce RTX 3090

## 4 Performance Analysis

The performance of the CUDA matrix addition program was evaluated using different block sizes. The results are summarized in Table 1.

### 4.1 GPU performance

```
b12902015@meow1 [~/cuda_programming/hw1] ./gpu
Block size: 4, Time taken: 30.224 ms
Block size: 8, Time taken: 0.007 ms
Block size: 10, Time taken: 0.01 ms
Block size: 16, Time taken: 0.005 ms
Block size: 20, Time taken: 0.005 ms
Block size: 32, Time taken: 0.011 ms
```

Table 1: Performance Analysis of CUDA Matrix Addition

| Block Size | Time Taken (ms) |
|------------|-----------------|
| 4          | 30.224          |
| 8          | 0.007           |
| 10         | 0.010           |
| 16         | 0.005           |
| 20         | 0.005           |
| 32         | 0.011           |

### 4.2 CPU performance

```
b12902015@meow1 [~] ./cpu
CPU execution time: 168.315 ms
```

### 5 Discussion

The execution time data shows variation in performance with different block sizes. The execution time decreases drastically as the block size increases from 4 to 16, reaching its lowest value at a block size of 16 and 20. However, further increasing the block size to 20 and 32 results in a slight increase in execution time.

Reasons for Performance Variation:

- 1. Increasing the block size allows for better utilization of GPU resources, such as registers and shared memory. This improved resource utilization can lead to more efficient execution and shorter execution times.
- 2. However , when further increases the block size . It may reach a point where the resources are exhausted, leading to resource contention and decreased performance .

## 6 Conclusion

The CUDA matrix addition implementation outperformed the CPU-based counterpart, showcasing the GPU's superior computational power. The performance was notably affected by block size selection. Smaller block sizes led to longer execution times due to lower resource utilization. Performance improved significantly with larger block sizes up to a point, beyond which further increases resulted in diminishing returns, likely due to resource limitations and scheduling overhead. Optimizing block size is crucial for maximizing GPU performance in matrix addition operations.