```
CSCI 3130 - 32-bit RSC Microcode
                                                          dXX = Instruction, where XX is the opcode
         t0: AR \leftarrow PC
                                                         d00 = HALT = Halt RSC Execution
         t1: DR \leftarrow M, PC \leftarrow PC + 1
                                                         d01 = LDAC = Load ACC from memory
         t2: IR \leftarrow DR, AR \leftarrow PC
                                                         d02 = STAC = Store ACC to memory
                                                         d03 = MVAC = Move ACC to R
        d00 t3: s ← 1
HALT
                                                         d04 = MOVR = Move R to ACC
                                                         d05 = JMP = Jump (unconditional)
LDAC
         d01 t3: DR \leftarrow M, PC \leftarrow PC + 1
                                                         d06 = JMPZ = Jump if Z=1
         d01 t4: AR \leftarrow DR
                                                         d07 = OUT = Move ACC to OUTR (Output)
         d01 t5: DR \leftarrow M
                                                         d08 = SUB = SUB ACC and R (ACC = ACC - R)
         d01 t6: ACC ← DR
                                                         d09 = ADD = ADD ACC and R (ACC = ACC + R)
         d01 t7: sc ← 0
                                                         d10 = INC = Increment ACC (ACC = ACC + 1)
                                                         d11 = CLAC = Clear ACC (ACC = 0)
         d02 t3: DR \leftarrow M, PC \leftarrow PC + 1
STAC
                                                         d12 = AND = ACC AND R (ACC = ACC & R)

d13 = OR = ACC OR R (ACC = ACC | R)

d14 = ASHR = ASHR ACC (ACC = ACC>>1)

d15 = NOT = NOT ACC (ACC = ~ACC)
         d02 t4: AR \leftarrow DR
         d02 t5: DR \leftarrow ACC
         d02 t6: \mathbf{M} \leftarrow \mathbf{DR}
         d02 t7: sc ← 0
                                                         Operations Table
         d03 t3: R \leftarrow ACC
MVAC
         d03 t4: sc ← 0
                                                         Data Transfer:
                                                                LDAC address/label
MOVR
         d04 t3: ACC ← R
                                                                 STAC address/label
         d04 t4: sc ← 0
                                                                MVAC
                                                                MOVR
         d05 t3: DR \leftarrow M
JUMP
                                                                 OUT
         d05 t4: PC \leftarrow DR
                                                         Data Operation :
         d05 t5: sc ← 0
                                                                ADD
                                                                 SUB
         * if Z=1
JMPZ
                                                                 INC
         z d06 t3: DR \leftarrow M
                                                                 CLAC
         z d06 t4: PC \leftarrow DR
                                                                 AND
         z d06 t5: sc \leftarrow 0
                                                                 OR
         * if Z=0
                                                                 ASHR
                                                                 NOT
         z' d06 t3: PC \leftarrow PC + 1
                                                         Program Control:
         z'_d06_t4: sc \leftarrow 0
                                                                HALT
OUT
        d07 t3: OUTR ← ACC
                                                                 JMP address/label
         d07 t4: sc ← 0
                                                                 JMPZ address/label
SUB
         d08 t3: ACC \leftarrow ACC - R
                                                         Sequence Counter (SC)
         d08 t4: sc ← 0
                                                         3-bit Register, with asynchronous Clear
         d09 t3: \mathbf{ACC} \leftarrow \mathbf{ACC} + \mathbf{R}
ADD
         d09 t4: sc ← 0
                                                         SC \rightarrow t signals by the Timer (T)
                                                         IR \rightarrow d signals by the Decoder (D)
         d10 t3: \mathbf{ACC} \leftarrow \mathbf{ACC} + 1
INC
         d10 t4: sc ← 0
                                                         Registers on the Bus
         d11 t3: ACC ← 0
CLAC
                                                         AR (Register) Output-Memory
         d11 t4: sc ← 0
                                                         IR (Register) Output-Decoder
                                                         OUTR (Register) Output-7SegDisplay
        d12 t3: ACC ← ACC AND R
AND
                                                         DR (BusRegister-Register) Input-Memory
         d12 t4: sc \leftarrow 0
                                                                (BusRegister←Register)
                                                         ACC (ClearRegister←BusRegister←Register)
         d13 t3: ACC ← ACC OR R
OR
                                                         PC (CountRegister←BusRegister←Register)
         d13 t4: sc ← 0
      d14 t3: ACC ← ASHR ACC
                                                         Registers NOT on the Bus
ASHR
         d14 t4: sc ← 0
                                                         S (1-bit Register) (S=0 \rightarrow GO, S=1 \rightarrow STOP)
         d15 t3: ACC ← ~ACC
NOT
                                                          Z (1-bit Register) (ACC=0: Z=1 else Z=0)
         d15 t4: sc ← 0
```