

CSCI 3130 - 32-bit RSC Microcode

t0: **AR** \leftarrow **PC**
t1: **DR** \leftarrow **M**, **PC** \leftarrow **PC** + 1
t2: **IR** \leftarrow **DR**, **AR** \leftarrow **PC**

HALT d00_t3: **S** \leftarrow 1

LDAC d01_t3: **DR** \leftarrow **M**, **PC** \leftarrow **PC** + 1
d01_t4: **AR** \leftarrow **DR**
d01_t5: **DR** \leftarrow **M**
d01_t6: **ACC** \leftarrow **DR**
d01_t7: **SC** \leftarrow 0

STAC d02_t3: **DR** \leftarrow **M**, **PC** \leftarrow **PC** + 1
d02_t4: **AR** \leftarrow **DR**
d02_t5: **DR** \leftarrow **ACC**
d02_t6: **M** \leftarrow **DR**
d02_t7: **SC** \leftarrow 0

MVAC d03_t3: **R** \leftarrow **ACC**
d03_t4: **SC** \leftarrow 0

MOVR d04_t3: **ACC** \leftarrow **R**
d04_t4: **SC** \leftarrow 0

JUMP d05_t3: **DR** \leftarrow **M**
d05_t4: **PC** \leftarrow **DR**
d05_t5: **SC** \leftarrow 0

JMPZ * if Z=1
z_d06_t3: **DR** \leftarrow **M**
z_d06_t4: **PC** \leftarrow **DR**
z_d06_t5: **SC** \leftarrow 0
* if Z=0
z'_d06_t3: **PC** \leftarrow **PC** + 1
z'_d06_t4: **SC** \leftarrow 0

OUT d07_t3: **OUTR** \leftarrow **ACC**
d07_t4: **SC** \leftarrow 0

SUB d08_t3: **ACC** \leftarrow **ACC** - **R**
d08_t4: **SC** \leftarrow 0

ADD d09_t3: **ACC** \leftarrow **ACC** + **R**
d09_t4: **SC** \leftarrow 0

INC d10_t3: **ACC** \leftarrow **ACC** + 1
d10_t4: **SC** \leftarrow 0

CLAC d11_t3: **ACC** \leftarrow 0
d11_t4: **SC** \leftarrow 0

AND d12_t3: **ACC** \leftarrow **ACC** AND **R**
d12_t4: **SC** \leftarrow 0

OR d13_t3: **ACC** \leftarrow **ACC** OR **R**
d13_t4: **SC** \leftarrow 0

ASHR d14_t3: **ACC** \leftarrow ASHR **ACC**
d14_t4: **SC** \leftarrow 0

NOT d15_t3: **ACC** \leftarrow ~**ACC**
d15_t4: **SC** \leftarrow 0

dXX = Instruction, where XX is the **opcode**

d00 = HALT = Halt RSC Execution
d01 = LDAC = Load ACC from memory
d02 = STAC = Store ACC to memory
d03 = MVAC = Move ACC to R
d04 = MOVR = Move R to ACC
d05 = JMP = Jump (unconditional)
d06 = JMPZ = Jump if Z=1
d07 = OUT = Move ACC to OUTR (Output)
d08 = SUB = SUB ACC and R (ACC = ACC - R)
d09 = ADD = ADD ACC and R (ACC = ACC + R)
d10 = INC = Increment ACC (ACC = ACC + 1)
d11 = CLAC = Clear ACC (ACC = 0)
d12 = AND = ACC AND R (ACC = ACC & R)
d13 = OR = ACC OR R (ACC = ACC | R)
d14 = ASHR = ASHR ACC (ACC = ACC>>1)
d15 = NOT = NOT ACC (ACC = ~ACC)

Operations Table

Data **Transfer**:

LDAC address/label
STAC address/label
MVAC
MOVR
OUT

Data **Operation** :

ADD
SUB
INC
CLAC
AND
OR
ASHR
NOT

Program **Control** :

HALT
JMP address/label
JMPZ address/label

Sequence Counter (SC)

3-bit Register, with asynchronous **Clear**

SC \rightarrow t signals by the **Timer (T)**

IR \rightarrow d signals by the **Decoder (D)**

Registers on the **Bus**

AR (Register) *Output-Memory*
IR (Register) *Output-Decoder*
OUTR (Register) *Output-7SegDisplay*
DR (BusRegister \leftarrow Register) *Input-Memory*
R (BusRegister \leftarrow Register)
ACC (ClearRegister \leftarrow BusRegister \leftarrow Register)
PC (CountRegister \leftarrow BusRegister \leftarrow Register)

Registers **NOT** on the **Bus**

S (1-bit Register) (S=0 \rightarrow GO, S=1 \rightarrow STOP)

Z (1-bit Register) (ACC=0: Z=1 else Z=0)