

EET3300 Module 7 - Timing


- 1. Draw a timing diagram for Z(A, B, C) = (A'B + B'C).
 - Inverters have a propagation delay of 2 ns
 - AND and OR gates have a propagation delay of 5 ns. The input signals are shown in figure 9.5.







- XOR gates have a delay of 5 ns. The input signals are shown in figure 9.5.

AND gates have a delay of 2 nsOR gateshave a delay of 3 ns







	-									_					_	-					-														_	-			
	0		_		<u></u>	 5				1	.0				1	.5				2	0				2!	5				3	<u> </u>			_	3	5	Ш		
	\vdash								\vdash	\vdash													-	\exists													$\mid \mid$		
D	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
С																																							
C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
A	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
•																																							
F	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
A'C'D	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
									Г																														Г
A'BC'	H																																				Н		
	0	0	0	0	0	10	l 0	0	0	10	0	0	0	l 0	0	0	0	0	0	0	1	1 1 1	1	1 1		- T	1	1 1 1		1 1	0	0	0	I 0	0	0	0	0	0

Look up the datasheet for the 74LS139A 2 to 4 decoder.
Although we haven't discussed decoders yet, you will be able to interpret the logic diagram which only uses inverters and NAND gates.

Assuming that every logic gate has a delay of 10 ns, draw the output for 1Y 1 giving the input signals shown in figure 9.7

Hazards

- 1. Find a hazard-free SOP expression for $F(A, B, C) = \Sigma m(2, 3, 5, 7)$.
- 3. Find a NAND-only hazard-free expression for $F(A, B, C, D) = \Sigma m(0, 1, 3, 4, 6, 11) + \Sigma d(8, 12, 13)$